

# TELECOMMS INTEGRATED CIRCUIT HANDBOOK



**PLESSEY**  
Semiconductors

© The Plessey Company Limited  
July 1981  
Publication No. P.S. 1913

This publication is issued to provide outline information only and (unless specifically agreed to the contrary by the Company in writing) is not to form part of any order or contract or be regarded as a representation relating to the products or services concerned. We reserve the right to alter without notice the specification, design, price or conditions of supply of any product or service.

# Contents

	Page
Product index	5
Selection guide	7
Quality data	9
Semi-custom design	12
Technical data	15
Package outlines	181
Ordering information	193
Plessey World Wide	195



# Product index

## N-Channel MOS

TYPE No.	DESCRIPTION	PAGE
<b>MJ1410</b>	8-bit format converter	17
<b>MJ1440</b>	HDB3 encoder/decoder	23
<b>MJ1444</b>	Time slot zero transmitter	29
<b>MJ1445</b>	Time slot zero receiver	33
<b>MJ1446</b>	Time slot access	37
<b>MJ1471</b>	AMI/HDB3 encoder/decoder	41
<b>MJ1480</b>	Digital controller for use with SL1480 in PCM A-law Codec	47
<b>MJ2812</b>	32 x 8-bit FIFO memory	61
<b>MJ2813</b>	32 x 9-bit FIFO memory	61
<b>MJ2841</b>	64 x 4-bit FIFO memory	67

## CMOS

<b>MV21SC14</b>	1024 x 4-bit static RAM	71
<b>MV23SC16</b>	2048 x 8-bit ROM	75
<b>MV41SC04</b>	Quad low voltage to high voltage level translator	79
<b>MV4311</b>	Latched Hex to 7-segment LED driver	83
<b>MV4320</b>	Keypad pulse dialler with M1 masking	91
<b>MV4322</b>	Keypad pulse dialler with M2 masking	91
<b>MV4323</b>	Keypad pulse dialler with selectable interdigit pause	91
<b>MV4325</b>	Programmable keypad pulse dialler with M1 masking	95
<b>MV4326</b>	Programmable keypad pulse dialler with M2 masking	95
<b>MV4330</b>	30-bit static shift register with synchronous reset	101
<b>MV4331</b>	30-bit static shift register	101
<b>MV4332</b>	32-bit static shift register	101
<b>MV4368</b>	Latched Hex to 7-segment LED driver	83
<b>MV4511</b>	Latched BCD to 7-segment LED driver	83
<b>MV68SC02</b>	8-bit microprocessor	105
<b>MV74SC137</b>	1 of 8 octal decoders/demultiplexers, latched I/Ps, inverted O/Ps	111
<b>MV74SC138</b>	1 of 8 octal decoders/demultiplexers, non-latching I/Ps, inverted outputs	111
<b>MV74SC139</b>	Dual 1 of 4 octal decoders/demultiplexers, inverted O/Ps	111
<b>MV74SC237</b>	1 of 8 octal decoders/demultiplexers, latched I/Ps, non-inverted outputs	111
<b>MV74SC238</b>	1 of 8 octal decoders/demultiplexers, non-latching I/Ps, non-inverted O/Ps	111
<b>MV74SC239</b>	Dual 1 of 4 octal decoders/demultiplexers, non-inverted O/Ps	111
<b>MV74SC240</b>	Three-state octal inverting, bi-directional, buffers/line-drivers	117
<b>MV74SC241</b>	Three-state octal non-inverting, bi-directional, buffers/line-drivers with complementary enable	117

<b>MV74SC244</b>	Three-state octal non-inverting, bi-directional buffers/line-drivers	117
<b>MV74SC245</b>	Octal bus transceivers with 3-state buffered O/Ps, non-inverting	121
<b>MV74SC373</b>	Three-state octal D-type transparent latches, non-inverted O/Ps	125
<b>MV74SC374</b>	Three-state octal D-type edge-triggered flip-flops, non-inverted O/Ps	125
<b>MV74SC533</b>	Three-state octal D-type transparent latches, inverted O/Ps	125
<b>MV74SC534</b>	Three-state octal D-type edge-triggered flip-flops, inverted O/Ps	125
<b>MV74SC540</b>	Three-state octal inverting, uni-directional buffers/linedrivers	117
<b>MV74SC541</b>	Three-state octal non-inverting, uni-directional buffers/linedrivers	117
<b>MV74SC545</b>	Octal bus transceivers with 3-state buffered O/Ps, inverting	121
<b>MV74SC563</b>	Three-state octal transparent latches, inverted O/Ps	125
<b>MV74SC564</b>	Three-state octal D-type edge-triggered flip-flops, inverted O/Ps	125
<b>MV74SC573</b>	Three-state octal transparent latches, non-inverted O/Ps	125
<b>MV74SC574</b>	Three-state octal D-type edge-triggered flip-flops, non-inverted O/Ps	125
<b>MV8820</b>	DTMF decoder with selectable 2 of 8-bit binary or Hex plus GI AY-5-9100 output codes	129
<b>MV8860</b>	DTMF decoder with 4-bit binary output	133
<b>MV8862</b>	DTMF decoder with selectable 2 of 8-bit binary or Hex output codes	141
<b>MV8863</b>	DTMF decoder, alternative output format version of MV8862	141
<b>MV8865</b>	DTMF filter	149

## Bipolar

<b>SL792</b>	Capacitance microphone amplifier (PVDF)	155
<b>SL793</b>	Capacitance microphone amplifier (Electret)	159
<b>SL1001A</b>	Modulator/demodulator	163
<b>SL1021A</b>	Channel amplifier, +10dBm output level	167
<b>SL1021B</b>	Channel amplifier, +13dBm output level	167
<b>SL1480</b>	Analogue processor for use with MJ1480 in PCM A-law Codec	47
<b>SL1496C</b>	Double-balanced modulator/demodulator (0°C to +70°C)	171
<b>SL1596C</b>	Double-balanced modulator/demodulator (-55°C to +125°C)	171
<b>SP1404BW</b>	High voltage interface circuit	175
<b>SP1450B</b>	34 Mbit/s PCM signal monitor	177
<b>SP1450B(B)</b>	As SP1450B but screened to MIL-STD-883, Method 5004, Class B	177
<b>SP1455B</b>	140 Mbit/s PCM signal monitor	177
<b>SP1455B(B)</b>	As SP1455B but screened to MIL-STD-883, Method 5004, Class B	177

# Selection guide

		EQUIVALENT	PAGE
<b>N-CHANNEL MOS DATA COMMUNICATIONS CIRCUITS</b>			
<b>MJ2812</b>	32 x 8-bit FIFO memory	AM2812	61
<b>MJ2813</b>	32 x 9-bit FIFO memory	AM2813	61
<b>MJ2841</b>	64 x 4-bit FIFO memory	AM2841	67
<b>N-CHANNEL MOS PCM CIRCUITS</b>			
<b>MJ1410</b>	8-bit format converter		17
<b>MJ1440</b>	HDB3 encoder/decoder		23
<b>MJ1444</b>	Time slot zero transmitter		29
<b>MJ1445</b>	Time slot zero receiver		33
<b>MJ1446</b>	Time slot access		37
<b>MJ1471</b>	AM1/HDB3 encoder/decoder	CD22103	41
<b>MJ1480/SL1480</b>	8-bit PCM A-law Codec		47
<b>MODULATORS</b>			
<b>SL1001A</b>	1MHz modulator		163
<b>SL1496C</b>	20MHz double-balanced modulator/ demodulator (commercial)	MC1496G/L/P	171
<b>SL1596C</b>	20MHz double-balanced modulator/ demodulator (MIL)	MC1596G/L	171
<b>TELEPHONE COMMUNICATIONS CIRCUITS</b>			
<b>SL792</b>	Capacitance microphone amplifier (PVDF)		155
<b>SL793</b>	Capacitance microphone amplifier (Electret)		159
<b>SL1021A</b>	+10dBm channel amplifier		167
<b>SL1021B</b>	+13dBm channel amplifier		167
<b>SP1450B</b>	34 Mbit/s PCM signal monitor		177
<b>SP1450B(B)</b>	As SP1450B but screened to MIL-STD-883, Method 5004, Class B		177
<b>SP1455B</b>	140 Mbit/s PCM signal monitor		177
<b>SP1455B(B)</b>	As SP1455B but screened to MIL-STD-883, Method 5004, Class B		177
<b>INTERFACE CIRCUITS</b>			
<b>SP1404BW</b>	High voltage interface	ITT7163	175
<b>CMOS TELEPHONE DIALLING CIRCUITS — LOOP DISCONNECT</b>			
<b>MV4320</b>	Keypad pulse dialler with M1 masking	DF320	91
<b>MV4322</b>	Keypad pulse dialler with M2 masking		91
<b>MV4323</b>	Keypad pulse dialler with selectable interdigit pause		91
<b>MV4325</b>	Programmable keypad pulse dialler with M1 masking		95
<b>MV4326</b>	Programmable keypad pulse dialler with M2 masking		95

## CMOS TELEPHONE DIALLING CIRCUITS — DTMF or MF4

<b>MV8820</b>	DTMF decoder with selectable 2 of 8-bit binary or Hex plus GI AY-5-9100 output codes		129
<b>MV8860</b>	DTMF decoder with 4-bit binary output		133
<b>MV8862</b>	DTMF decoder with selectable 2 of 8-bit binary or Hex. output codes		141
<b>MV8863</b>	DTMF decoder, alternative output format version of MV8862		141
<b>MV8865</b>	DTMF filter		149

## CMOS EDP PRODUCTS

<b>MV21SC14</b>	1024 x 4-bit static RAM	2114, $\mu$ PD444	71
<b>MV23SC16</b>	2048 x 8-bit ROM	2316	75
<b>MV68SC02</b>	8-bit Microprocessor	MC6802	105

## CMOS OCTAL FAMILY

### Decoders/Demultiplexers

<b>MV74SC137</b>		74LS137	111
<b>MV74SC138</b>		74LS138	111
<b>MV74SC139</b>		74LS139	111
<b>MV74SC237/238;239</b>			111

### Buffers/Line Drivers

<b>MV74SC240/244;241;540/541</b>		74LS240/244; 241;540/541	117
----------------------------------	--	-----------------------------	-----

### Transceivers

<b>MV74SC245</b>		74LS245/645	121
<b>MV74SC545</b>		74LS640	121

### Transparent Latches

<b>MV74SC373</b>		74LS363/373	125
<b>MV74SC573,533/563</b>			125

### Edge-Triggered D-Type Flip-Flops

<b>MV74SC374</b>		74LS374, 74LS364	125
<b>MV74SC574,534/564</b>			125

## CMOS INTERFACE AND DISPLAY DRIVER FAMILY

<b>MV41SC04</b>	Quad low voltage to high voltage translator	F4104,34104	79
<b>MV4330/4311</b>	30-bit static shift registers		101
<b>MV4332</b>	32-bit static shift register		101
<b>MV4311</b>	Latched Hex to 7-segment display driver		83
<b>MV4368</b>	Latched Hex to 7-segment display driver	9368	83
<b>MV4511</b>	Latched BCD to 7-segment display driver	4511,14511	83



# Quality data

Plessey Semiconductors have an active **BS9300** and **BS9400** qualification approval programme on a number of products.

Additionally, Plessey Semiconductors are keen to co-operate in pursuing **BS9000** approval on any of the products which it manufactures.

For further information contact the Military Marketing Group at Swindon.

Plessey Semiconductors QA offers:

a) Factory Approval to

**BS9300** for semiconductor devices of Assessed Quality (BSI Certificate 1053/M)

**BS9400** for integrated circuits of Assessed Quality (BSI Certificate 1053/M)

**CECC 50000** Inspection Organisation to document level 1 (BS9300) M0020/CECC refers

**DEF STAN 05 — 21 QC** System requirements for Industry (Equivalent to AQAP — 1) Certificate 65752/1/01 refers

b) Additional Release Conditions to

**6/49** Defence Quality Assurance Board Certificate (DQAB 38020)


**MOD (N)** Navy Department Inspection Authority

or

Private Sales Plessey's own Certificate of Conformance


Devices are also manufactured, tested and supplied to **MIL-STD-833**, the US Military Standard; Test Methods and Procedures for Microcircuits, and **MIL-M-38510**, US Military Specification, Micro-electronics; General Specifications for.

# Screening to BS9400



# Screening to MIL-STD-883

The following Screening Procedures are available from Plessey Semiconductors



\*Plessey Semiconductors reserve the right to change the Screening Procedure for Standard Products.

# Semi-custom design

Semi-custom design techniques give users the advantages of integrated circuits dedicated to their applications without incurring the costs associated with full custom design. The techniques are particularly attractive to users with a low-to-moderate annual production potential of 1000 to 100,000 pieces, although these limits are flexible and may depend on the individual circuit. The economics of 'when to choose semi-custom' are illustrated in Fig.1.

Plessey Semiconductors offer semi-custom facilities in N-Channel MOS, CMOS and Bipolar technologies, using the techniques of Microcell, Gate Arrays and Analogue Arrays, the essential characteristics of which are detailed in Table 1.




Fig 1 Areas of application of different categories of integrated circuits

## MICROCELL

Microcell is a combination of standard cells with a formalised gate and interconnection procedure. It uses a computer library of gates and other cells which the designer calls up as required, leaving as much or as little space for interconnection as the design necessitates. Each circuit is exactly the right size for its

function, and layout for the interconnection pattern is both straightforward and fast because of the error-correcting digitising technique employed.

The main features of Microcell can be summarised as follows: • From logic diagram to first samples in less than four months • Very high design integrity • A circuit can be produced by any competent logic designer • Minimal extra engineering effort is required • Clock rates of up to at least 2MHz are achievable • Advances in semiconductor technology and circuit design ideas can easily be absorbed into Microcell.

## GATE ARRAYS

In the Gate Array, logic elements are pre-positioned and the customer's task is to design the interconnection of those elements (within the space allocated) to achieve the required functions. The cells are not necessarily committed to logic functions, but may in some cases be connected to form simple linear functions. Layout aids and software routines are normally used extensively to assist in the design, verification and testing of these structured devices.

Plessey Semiconductors offer Gate Array techniques in CMOS and ECL. CMOS Gate Arrays offer the following features: • High Speed ISO-CMOS Silicon Gate technology, giving a typical propagation delay of 6ns for a 2-input NAND gate (at 5V and 25°C) • Short turn round time • Inputs and outputs TTL and CMOS compatible and provided with static protection • On-chip power on reset option available • Available to commercial, industrial and military standards.

ECL Gate Arrays - also possessing the advantages of low development charge, increased reliability and fast delivery of samples - would be chosen mainly for the very high speed operating capability.

## ANALOGUE ARRAYS

Plessey Semiconductors' Analogue Array brings Semi-Custom techniques to the designer of linear and other analogue circuits, for applications such as signal processing, amplification, waveform generation and function generation.

Manufactured on Bipolar Process I the analogue array features: • 159 NPN transistors (4 high current) • 58 PNP transistors • 385 resistors • 20V breakdown voltage • Functional compatibility with Exar and Interdesign • Single layer customisation on a grid system • Device library and simulation facilities.

Comprehensive technical literature on all Plessey Semiconductors' Semi-Custom Facilities is available on request.

SEMI-CUSTOM OPTION	TECHNOLOGY	SPEED	POWER CONSUMPTION	SCALE OF INTEGRATION	TYP. LEAD TIME TO 1ST SAMPLES
NMOS Microcell	NMOS Metal Gate	2MHz	300mW/1000 gates	500-2500 gates	16 weeks
Low Power NMOS Microcell	NMOS Metal Gate	0.5MHz	50mW/1000 gates	500-2000 gates	16 weeks
CMOS Microcell	ISO-CMOS	10MHz	0-150mW/1000 gates*	500-2000 gates	16 weeks
CMOS Gate Array	ISO-CMOS	8MHz	0-150mW/1000 gates*	560,960,1440 and 2014 gates	13 weeks
ECL Gate Array	Bipolar Process III	200MHz	75 gates: 900mW max 300 gates: 3.5W max	75 to 600 gates	14 weeks
Bipolar Analogue Array	Bipolar Process I	fr = 500MHz	100mW to 1W**	217 transistors	16 weeks

\* Depending on speed

\*\* Depending on application

Table 1



# Technical Data





Advance information is issued to advise Customers of new additions to the Plessey Semiconductors range which, nevertheless, still have 'pre-production' status. Details given may, therefore, change without notice although we would expect this performance data to be representative of 'full production' status product in most cases. Please contact your local Plessey Semiconductors Sales Office for details of current status.

## MJ1410

### 8 BIT FORMAT CONVERTER

The MJ1410 is realised in N-channel MOS technology and operates from a single 5V supply. The circuit can be clocked from d.c. up to 2.5MHz and has 3-state output buffers capable of driving two LSTTL loads. All inputs are TTL compatible.

The MJ1410 performs the complementary functions of serial-to-parallel and parallel-to-serial data conversion on 8 bits of data. Both these conversions are achieved using the same time-position matrix, which has eight inputs and eight outputs.

An 8-bit parallel word clocked into the eight inputs appears as a serial 8-bit data stream on one of the eight outputs. Successive parallel words at the inputs appear as serial data streams on each of the eight outputs in turn.

Conversely, a serial 8-bit data stream on one of the eight inputs appears as an 8-bit parallel word on the eight outputs. Successive parallel words appearing at the eight outputs correspond to the serial data on each of the eight inputs in rotation.

The conversion can be 'programmed' to start in any register by setting the appropriate binary value on the counter pre-load inputs and applying a pulse to the Sync input. If the loading sequence produced by the counter is not required it can be disabled by connecting 'clock' to 'sync'. At each positive clock edge the register loaded will depend on the data on the counter inputs on the previous positive clock edge.




Fig.1 Pin connections

#### FEATURES

- Single 5V supply.
- Three-state outputs.
- All inputs TTL compatible.

#### FUNCTIONAL DESCRIPTION

Pin No.	Title	Function
1	H	Data i/p H } Data i/p G } Data i/p F } Data i/p E } Data i/p D } Data i/p C } Data i/p B } Data i/p A } See Figs. 3 and 4
2	G	
3	F	
4	E	
5	D	
6	C	
7	B	
8	A	
9	V <sub>cc</sub>	Positive supply, 5V ± 5% } Counter preset i/p bit 2 } Counter preset i/p bit 1 } Counter preset i/p bit 0 } The counter is preset to the data on these i/p's on the 3rd positive clock edge following a negative edge on the 'sync' input.
10	2 <sup>2</sup>	
11	2 <sup>1</sup>	
12	2 <sup>0</sup>	
13	SYNC	A negative edge on this i/p initiates the counter preset sequence which causes the conversion cycle to start in the register which corresponds to the binary value of the counter preset i/p.
14	CLOCK	System clock
15	GND	Zero volts
16	0	Three state data o/p '0' } Three state data o/p '1' } Three state data o/p '2' } Three state data o/p '3' } Three state data o/p '4' } Three state data o/p '5' } Three state data o/p '6' } Three state data o/p '7' } See Figs. 3 and 4
17	1	
18	2	
19	3	
20	4	
21	5	
22	6	
23	7	
24	O/P EN	A logic '1' on this i/p forces all the data outputs to a high impedance state.

## ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):  $V_{CC} = 5V$ ,  $T_{amb} = 22^{\circ}C \pm 2^{\circ}C$ , Test circuit: Fig. 6.

Supply voltage  $V_{CC} 5V \pm 10\%$

Ambient operating temperature  $T_{amb} -10^{\circ}C$  to  $+70^{\circ}C$

## STATIC CHARACTERISTICS

Characteristic	Symbol	Pins	Value			Units	Conditions
			Min.	Typ.	Max.		
Low level I/P voltage	$V_{IL}$	1,2,3,4, 5,6,7,8, 10,11,12, 13,14,24	-0.3		0.8	Volts	
High level I/P voltage	$V_{IH}$	1,2,3,4, 5,6,7,8, 10,11,12, 13,14,24	2.5		$V_{CC}$	Volts	
Low level I/P current/high level I/P current	$I_{IN}$	1,2,3,4, 5,6,7,8, 10,11,12, 13,14,24		1	50	$\mu A$	
Low level O/P voltage	$V_{OL}$	16,17,18, 19,20,21, 22,23			0.5	Volts	$I_{SYNC} = 1.6mA$
High level O/P voltage	$V_{OH}$	16,17,18, 19,20,21, 22,23	2.5			Volts	$I_{SOURCE} = 100\mu A$
Low level O/P current sync capability	$I_{OL}$	16,17,18, 19,20,21, 22,23	-1.6			mA	
High level O/P current source capability	$I_{OH}$	16,17,18, 19,20,21, 22,23	100			$\mu A$	
OFF state O/P current	$I_{OFF L}$	16,17,18, 19,20,21, 22,23			40	$\mu A$	$V_{OUT} = GND$
	$I_{OFF H}$	16,17,18, 19,20,21, 22,23			-40	$\mu A$	$V_{OUT} = V_{CC}$
Power dissipation	$P_{DISS}$		90		500	mW	$V_{CC} = 5.5V$

## DYNAMIC CHARACTERISTICS

Characteristic	Symbol	Value			Units	Conditions
		Min.	Typ.	Max.		
Max. clock frequency	$F_{max}$	2.4		10	MHz	
Min. clock frequency	$F_{min}$	0			MHz	
Sync. pulse width (positive)	$t_{SPP}$	60			ns	Fig. 6
Sync. pulse width (negative)	$t_{SPN}$	100			ns	Fig. 6
Lead of sync. clocking edge on positive clock edge	$t_{SL}$	130			ns	Fig. 6
Set up time of counter inputs ( $2^0, 2^1, 2^2$ )	$t_{SC}$	70			ns	Fig. 6
Hold time of counter inputs	$t_{HC}$	60			ns	Fig. 6
Set up time of data inputs (A-H)	$t_{SD}$	80			ns	Fig. 6

**DYNAMIC CHARACTERISTICS**

Characteristic	Symbol	Value			Units	Conditions
		Min.	Typ.	Max.		
Hold time of data inputs	t <sub>HD</sub>	85			ns	Fig. 6
Propagation delay, data out valid from output ENABLE low	tp <sub>DE</sub>			100	ns	Fig. 6
Propagation delay, data out disabled from output ENABLE high	tp <sub>DD</sub>			100	ns	Fig. 6
Propagation delay, clock to data out valid	tp <sub>CD</sub>			200	ns	Fig. 6




Fig.2 Block diagram

**ABSOLUTE MAXIMUM RATINGS**

Voltage on any pin w.r.t. ground = 7V max.  
 Storage temperature = -55°C to +125°C




Fig.3 Data conversion




Fig.4 Input and output waveforms




Fig.5 Timing details




Fig.6 Test conditions



## 2 MBIT PCM SIGNALLING CIRCUIT

# MJ 1440

### HDB3 ENCODER/DECODER

The 2.048 MBit PCM Signalling Circuits comprise a group of circuits which will perform the common signalling and error detection functions for a 2.048 MBit PCM transmission link operating to the appropriate CCITT recommendations. The circuits are fabricated in N-channel metal gate MOS and operate from a single 5 volt supply, relevant inputs and outputs are TTL compatible.

The MJ1440 is an encoder/decoder for the pseudo-ternary transmission code, HDB3 (CCITT Orange Book Vol III.2 Annex to Rec. G703). The device encodes and decodes simultaneously and asynchronously. Error monitoring functions are provided to detect violations of HDB3 coding, all ones detection and loss of input (all zeroes detection). In addition a loop back function is provided for terminal testing.




Fig. 1 Pin connections

#### FEATURES

- 5v  $\pm$  5% Supply – 50mA Max
- HDB3 Encoding and Decoding to CCITT rec. G703.
- Asynchronous Operation.
- Simultaneous Encoding and Decoding.
- Clock Recovery Signal Generated from Incoming HDB3 Data.
- Loop Back Control.
- HDB3 Error Monitor
- 'All Ones' Error Monitor
- Loss of Input Alarm (All Zeros Detector).
- Decode Data in NRZ Form.

#### ABSOLUTE MAXIMUM RATINGS

The absolute maximum ratings are limiting values above which operating life may be shortened or specified parameters may be degraded.

##### Electrical Ratings

+Vcc	7V
Inputs	Vcc + 0.5V Gnd – 0.3V
Outputs	Vcc, Gnd – 0.3V

##### Thermal Ratings

Max Junction Temperature	175°C	Chip to Amb.	120°C/Watt
Thermal Resistance: Chip to Case	40°C/Watt		




Fig. 2 Block diagram

**ELECTRICAL CHARACTERISTICS**

**Test conditions (unless otherwise stated):**

Supply voltage,  $V_{CC} = 5V \pm 0.25V$

Ambient temperature,  $T_{amb} = 0^{\circ}C$  to  $+70^{\circ}C$

**Static characteristics**

Characteristic	Symbol	Pins	Value			Units	Conditions
			Min	Typ	Max		
Low level input voltage	$V_{IL}$	1,2,5,6 10,11,12,13	-0.3		0.8	V	$V_{IL} = 0V$
Low level input current	$I_{IL}$				50	$\mu A$	
High level input voltage	$V_{IH}$		2.5		$V_{CC}$	V	
High level input current	$I_{IH}$			50	$\mu A$	$V_{IH} = 5V$	
Low level output voltage	$V_{OL}$	10,14,15			0.5	V	$I_{sink} = 80\mu A$ $I_{source} = 1.6mA$
		3,4,7,9			0.4	V	
High level output voltage	$V_{OH}$	3,4,7,9	2.7			V	
		14,15	2.8			V	$I_{source} = 2mA$
		10	2.8			V	$I_{source} = 1mA$
Supply current	$I_{CC}$			20	50	mA	All inputs to 0V All outputs open circuit

**Dynamic Characteristics**

Characteristic	Symbol	Value			Units	Conditions
		Min.	Typ.	Max.		
Max. Clock (Encoder) frequency	$f_{max_{enc}}$	4.0	10		MHz	Figs.10, 15
Max. Clock (Decoder) frequency	$f_{max_{dec}}$	2.2	5		MHz	Figs.11, 15
Propagation delay Clock (Encoder) to $O_1, O_2$	$tpd1A/B$			100	ns	Figs.10, 15. See Note 1
Rise and Fall times $O_1, O_2$				20	ns	Figs.10, 15
$tpd1A-tpd1B$				20	ns	Figs.10, 15
Propagation delay Clock (Encoder) to Clock	$tpd3$			150	ns	Loop test enable = Figs.13, 15
Setup time of NRZ data in to Clock (Encoder)	$ts3$	75			ns	Figs.8, 10, 15
Hold time of NRZ data in	$th3$	55			ns	Figs.10, 15
Propagation delay $A_{in}, B_{in}$ to Clock	$tpd2$			150	ns	Loop test enable = '0' Figs.9, 13, 15
Propagation delay Clock (Decoder) to loss of input				150	ns	
Propagation delay Clock (Decoder) to error	$tpd4$			200	ns	Figs.12, 15
Propagation delay $\overline{\text{Reset AIS}}$ to AIS	$tpd5$			200	ns	Loop test enable = '0' Figs.14, 15
Propagation delay Clock (Decoder) to NRZ data out	$tpd6$			150	ns	Figs.9, 11, 15. See Note 2
Setup time of $A_{in}, B_{in}$ to Clock (Decoder)	$ts1$	75			ns	Figs.9, 11, 15
Hold time of $A_{in}, B_{in}$ to Clock (Decoder)	$th1$	5			ns	Figs.9, 11, 15
Hold time of $\overline{\text{Reset AIS}} = '0'$	$th2$	30			ns	Figs.9, 14, 15
Setup time Clock (Decoder) to $\overline{\text{Reset AIS}}$	$ts2$	100			ns	Figs.9, 14, 15
Setup time $\overline{\text{Reset AIS}} = 1$ to Clock (Decoder)	$ts2'$	0			ns	Figs.14, 15

NOTES

1. Encoded HDB3 outputs ( $O_1, O_2$ ) are delayed by  $3\frac{1}{2}$  clock periods from NRZ data in (Fig.3)
2. The decoded NRZ output is delayed by 4 clock periods from the HDB3 inputs ( $A_{IN}, B_{IN}$ ) (Fig.4)



**FUNCTIONAL DESCRIPTION**

**Functions Listed by pin number**

**1. NRZ Data in**

Input data for encoding into ternary HDB3 form. The NRZ data is clocked-by the negative edge of the Clock (Encoder).

**2. Clock (Encoder)**

Clock for encoding data on pin 1

**3. Loss of input alarm**

This output goes to logic '1' if eleven consecutive zeroes are detected in the incoming HDB3 data. The output is set to logic '0' on receipt of a '1'.

**4. NRZ data out**

Decoded data in NRZ form from ternary HDB3 input data ( $A_{in}, B_{in}$ ), data is clocked out by positive going edge of clock (Decoder).

**5. Clock (Decoder)**

Clock for decoding ternary data  $A_{in}, B_{in}$ .

**6, 7. Reset AIS, AIS**

Logic '0' on Reset AIS resets a decoded zero counter and either resets AIS outputs to zero provided 3 or more zeroes have been decoded in the preceding Reset AIS = 1 period or sets AIS to '1' if less than 3 zeroes have been decoded in the preceding Reset AIS = 1 period.

Logic '1' on Reset AIS enables the internal decoded zero counter.

**8. Ground**

Zero volts

**9. Error**

A logic '1' indicates that a violation of the HDB3 coding has been received i.e. 3 '1's of the same polarity.

**10. Clock**

'OR' function of  $\overline{A_{in}}, \overline{B_{in}}$  for clock regeneration when pin 12 = '0', 'OR' function of  $O_1, O_2$  when pin 12 = '1'.

**11, 13.  $A_{in}, B_{in}$**

Inputs representing the received ternary HDB3 PCM signal.  $A_{in}$  = '0' represents a positive going '1',  $B_{in}$  = '0' represents a negative going '1'.  $A_{in}$  and  $B_{in}$  are sampled by the positive going edge of the Clock (Decoder).  $A_{in}$  and  $B_{in}$  may be interchanged.

**12. Loop test enable**

Input to select normal or loop back operation. Pin 12 = '0' selects normal operation, encode and decode are independent and asynchronous. When pin 12 = '1'  $O_1$  is connected internally to  $B_{in}$ . Clock becomes the OR function  $O_1 + O_2$ . The delay from NRZ in to NRZ out is  $7\frac{1}{2}$  clock periods in the loop back condition.

**14, 15.  $O_1, O_2$**

Outputs representing the ternary encoded data for line transmission  $O_1$  = '1' representing a positive going '1',  $O_2$  = '1' represents a negative going '1'.  $O_1$  and  $O_2$  may be interchanged.

**16.  $V_{cc}$**

Positive supply, 5V  $\pm$  5%




Fig. 3 Encode waveforms




Fig. 4 Decode waveforms




Fig. 5 HDB3 error output waveforms




Fig. 6 AIS error and reset waveforms




Fig. 7 Loss of input waveforms




Fig. 8 Encoder timing relationship




Fig. 9 Decoder timing relationship




Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14




Fig. 15 Test timing definitions

**DEFINITION OF THE HDB3 CODE**

Coding of a binary signal into an HDB3 signal is done according to the following rules:

1. The HDB3 signal is psuedo-ternary; the three states are denoted B<sub>+</sub>, B<sub>-</sub> and O.
2. Spaces in the binary signal are coded as spaces in the HDB3 signal. For strings of four spaces however, special rules apply (see 4. below).
3. Marks in the binary signal are coded alternately as B<sub>+</sub> and B<sub>-</sub> in the HDB3 signal (alternate mark inversion). Violations of the rule of alternate mark inversion are introduced when coding strings of four spaces (see 4. below).
4. Strings of four spaces in the binary signal are coded according to the following rules:
  - a The first space of a string is coded as a space if the

preceding mark of the HDB3 signal has a polarity opposite to the polarity of the preceding violation and is not a violation by itself; it is coded as a mark, i.e. not a violation (i.e. B<sub>+</sub>, B<sub>-</sub>), if the preceding mark of the HDB3 signal has the same polarity as that of the preceding violation or is by itself a violation.

This rule ensures that successive violations are of alternative polarity so that no DC component is introduced.

b The second and third spaces of a string are always coded as spaces.

c The last space of a string of four is always coded as a mark, the polarity of which is such that it violates the rule of alternate mark inversion. Such violations are denoted V<sub>+</sub> or V<sub>-</sub> according to their polarity.



## 2 MBIT PCM SIGNALLING CIRCUIT

# MJ 1444

### PCM SYNCHRONISING WORD GENERATOR

The 2.048 Mbit PCM signalling circuits comprise a group of circuits which will perform the common signalling and error detection functions for a 2.048 Mbit 30 channel PCM transmission link operating to the appropriate CCITT recommendations. The circuits are fabricated in N-channel metal gate MOS and operate from a single 5 volt supply. Relevant inputs and outputs are TTL compatible.

The MJ1444 generates the synchronising word in accordance with CCITT recommendations G732. The MJ1445 has been designed to detect this synchronising word when received at the remote end of the transmission system.

The synchronising word is injected onto the PCM data highway during time slot 0 in alternate frames. The spare time slot 0 data bits, bit 1 in every frame and bits 3 to 8 inclusive in alternate frames (i.e. those not containing the synchronising word) are available as parallel inputs and are output onto the PCM data highway.

The data output of the MJ1444 is 'open collector' and can be wire-OR'd directly onto the highway.

The device also provides a time slot 0 channel pulse 'TS0', time slot 0 non-sync. frame 'TS0SF', and time slot 16 'TS16' outputs.

#### FEATURES

- 5V ±5% Supply — 20 mA Typical
- Fully Conforms to CCITT Recommendation G732
- Outputs Directly Onto PCM Data Highway
- Provides Both Time Slot 0 and Time Slot 16 Channel Pulses
- All Inputs and Outputs are TTL Compatible




Fig.1 Pin connections

#### ABSOLUTE MAXIMUM RATINGS

The absolute maximum ratings are limiting values above which operating life may be shortened or specified parameters may be degraded.

#### Electrical Ratings

+Vcc	7V
Inputs	Vcc + 0.5V Gnd - 0.3V
Outputs	Vcc, Gnd - 0.3V

#### Thermal Ratings

Max Junction Temperature	175°C
Thermal Resistance: Chip to Case	35°C/Watt

Chip to Amb.  
120°C/Watt




Fig.2 MJ1444 block diagram

**ELECTRICAL CHARACTERISTICS**

**Test conditions (unless otherwise stated):**

Supply voltage,  $V_{CC} = 5V \pm 0.25V$

Ambient operating temperature  $-10^{\circ}C$  to  $+70^{\circ}C$

**Static Characteristics**

Characteristic	Symbol	Pins	Value			Units	Conditions
			Min.	Typ.	Max.		
Low level input voltage	$V_{IL}$	1, 2, 3, 4, 5, 7, 11, 12, 13, 14.	-0.3		0.8	V	
Low level input current } High level input current }	$I_{IN}$	11		1	50	$\mu A$	
High level input voltage	$V_{IH}$	11	2.4		$V_{CC}$	V	
Low level output voltage	$V_{OL}$	6, 9, 15 10			0.5 0.7	V	$I_{sink} = 2mA$ $I_{sink} = 5mA$ $I_{source} = 200\mu A$ $V_{OUT} = V_{CC}$ $V_{CC} = 5.25V$
High level output voltage	$V_{OH}$	6, 9, 15	2.8			V	
High level output leakage current	$I_{OH}$	10			20	$\mu A$	
Supply current	$I_{CC}$			20	40	mA	

**Dynamic Characteristics**

Characteristic	Symbol	Value			Units	Conditions
		Min.	Typ.	Max.		
Max clock frequency	$F_{max}$	3	5		MHz	
Propagation delay, clock to $TS0$ , $TS0 \overline{SF}$ , $TS16$ and combined data outputs.	$t_p$	80		200	ns	See Figs.5 and 6  $f_{clock} = 2.048 MHz$
Set up time channel reset to clock	$T_{S1}$	100		450	ns	
Hold time of channel reset input	$t_{H1}$	20		400	ns	
Set up time of bit 1 (SF) to datum B	$t_{S2}$	100			ns	
Hold time of bit 1 (SF) wrt datum B	$t_{H2}$	300			ns	
Set up time of bit 1 ( $\overline{SF}$ ) and data bits 3—8 to datum B	$t_{S2}$	100			ns	
Hold time of bit 1 ( $\overline{SF}$ ) and data bits 3—8 wrt datum B	$t_{H2}$	300			ns	




Fig.3 Data timing

**FUNCTIONAL DESCRIPTION**

**Functions Listed by pin number**

**1, 2, 5, 7, 13, 14. Bits 3 to 8**

Parallel data on these inputs is asynchronously loaded into bits 3 to 8 of the PISO shift register for transmission during Time slot 0 of non-sync. frames.

**3. Channel Reset**

A low going pulse at this input synchronises the MJ1444 with the other devices at the transmit end of the PCM link. It may be applied as a start pulse or repeated at the same instant in successive frames.

**4. Clock**

System clock input (2.048MHz for a 2 Mbit PCM system).

**6. TS16**

This output provides a positive pulse equivalent to 8 clock periods during time slot 16 of every 30 + 2 channel PCM frame.

**8. GND**

Zero volts.

**9. TS0 SF**

This output provides a positive pulse equivalent to 8 clock periods during time slot 0 of non-sync. frames.

**10. Combined data**

This 'open collector' output injects the contents of the PISO shift register onto the PCM data highway during time slot 0 in successive frames. The contents of the PISO shift register are defined as follows:

	Bit 1	2	3	4	5	6	7	8
Sync. Frame	X	0	0	1	1	0	1	1
Non-sync. frame	X	1	X	X	X	X	X	X

X—indicates that these bits may be set according to the parallel data inputs.

**11. Bit 1 SF**

Data on this input is asynchronously loaded into bit 1 of the PISO shift register for transmission during time slot 0 of sync. frames.

**12. Bit 1 SF**

Data on this input is asynchronously loaded into bit 1 of the PISO shift register for transmission during time slot 0 of non-sync. frames.

**15. TS0**

This output provides a positive pulse equivalent to 8 clock period during time slot 0 of every 30 channel PCM frame.

**16. V<sub>CC</sub>**

Positive supply, 5V ± 5%.




Fig.4 Sync. timing




Fig.5 Test conditions (all outputs)




Fig.6 Timing definitions







PCM SYNCHRONISING WORD RECEIVER

MJ1445

2 MBIT PCM SIGNALLING CIRCUIT

The 2.048 Mbit PCM signalling circuits comprise a group of circuits which will perform the common signalling and error detection functions for a 2.048 MBit 30 channel PCM transmission link operating to the appropriate CCITT recommendations. The circuits are fabricated in N-channel metal gate MOS and operate from a single 5volt supply. Relevant inputs and outputs are TTL compatible.

The MJ1445 establishes synchronisation by detecting the synchronising word when it is received at the remote end of the transmission system. The MJ1444 has been designed to generate this synchronisation word at the sending end of the system in accordance with CCITT recommendation G732.

Corruption of individual synchronisation words is signified by an 'Error' output, loss of synchronisation is indicated by a 'Sync Alarm' output and follows CCITT G732 in that loss of synchronism is assumed when 3 consecutive synchronisation words have been received with errors.

The 'Channel Reset' output goes low for the first period of the clock after time slot 0 in sync frames whenever the MJ1445 has established that the receiver terminal is in synchronisation in order that the rest of the receiver terminal may be reset.

The 'TSO' output is high for a period of 8 bits starting from the end of the first bit of the synchronising word. The spare data bits from the synchronising word are provided as parallel outputs.




Fig.1 Pin connections

FEATURES

- 5V ± 5% Supply – 20 mA Typical.
- Conforms to CCITT Recommendation G732
- Synchronising Word Error Monitor
- Out of Sync. Alarm
- All Inputs and Outputs are TTL Compatible

ABSOLUTE MAXIMUM RATINGS

The absolute maximum ratings are limiting values above which operating life may be shortened or specified parameters may be degraded.

Electrical Ratings

+Vcc	7V
Inputs	Vcc + 0.5V Gnd – 0.3V
Outputs	Vcc, Gnd – 0.3V

Thermal Ratings

Max Junction Temperature	175°C	Chip to Amb.
Thermal Resistance: Chip to Case	35°C/Watt	120°C/Watt




Fig.2 Block diagram MJ1445

**ELECTRICAL CHARACTERISTICS**

**Test conditions (unless otherwise stated):**  
 Supply voltage,  $V_{CC} = 5V \pm 0.25V$   
 Ambient temperature,  $T_{amb} = -10^{\circ}C$  to  $+70^{\circ}C$

**Static Characteristics**

Characteristic	Symbol	Pins	Value			Units	Conditions
			Min.	Typ.	Max.		
Low level input voltage	$V_{IL}$	4, 7	-0.3		0.8	V	
Low level input current	$I_{IN}$	4, 7		1	50	$\mu A$	
High level input current							
High level input voltage	$V_{IH}$	4, 7	2.4		$V_{CC}$	V	
Low level output voltage	$V_{OL}$	1, 2, 3, 5, 6 9, 10, 11, 12 13, 14, 15			0.5	V	$I_{sink} = 2mA$
High level output voltage	$V_{OH}$		2.8			V	$I_{source} = 200\mu A$
Supply current	$I_{CC}$			20	40	mA	$V_{CC} = 5.25V$

**Dynamic Characteristics**

Characteristic	Symbol	Value			Units	Conditions
		Min.	Typ.	Max.		
Max. Clock frequency	$f_{max}$	2.2	4.5		MHz	
Input delay of data input	$t_{d\ data}$	20		200	ns	$f_{clock} = 2.048MHz$
Propagation delay, clock to TSO output	$t_{d\ TSO}$	80		200	ns	Fig.3
Propagation delay clock to error output, sync alarm, spare bits and CH. Reset output high	$t_{d\ }$	50		400	ns	Fig.3
Propagation delay, clock to CH. Reset output Low ( $T - t_p$ )	$t_p$	100		450	ns	Fig.3




Fig.3 Test conditions, all outputs

**FUNCTIONAL DESCRIPTION**

**Functions listed by pin number**

**1. Bit 1  $\bar{S}\bar{F}$**

This output is set to the level of data bit 1 during time slot 0 of non sync frames. The data becomes true at the end of the first bit of time slot 1.

**2. Bit 1 SF**

This output is set to the level of data bit 1 during time slot 0 of sync frames. The data becomes true at the end of the first bit of time slot 1.

**3. TSO**

This output provides a positive pulse of 8 clock periods in every frame starting from the end of the first bit of the synchronising word of the received data.

**4. Clock**

System clock input (2.048MHz for a 2MBit PCM system).

**5. Error**

This output goes high at the end of time slot 0 in the 3rd sync frame following the frame with sync word errors. If consecutive sync words occur with errors this output will remain high. If a sync alarm is generated this output will remain high until sync is regained.

**6. Sync Alarm**

This output goes high at the end of time slot 0 output in the 3rd consecutive sync frame containing sync word errors. It returns low at the end of TSO output in the 3rd consecutive frame received correctly (sync and non sync).

**7. Data Input**

Serial data (2MBit/s) at this input is clocked through the SIPO shift register and examined by the sync word detector.

**8. GND**

Zero volts

**9, 10, 11, 12, 14, 15. Bits 3 to 8**

These parallel outputs are set to the level of the spare data bits (3 to 8) of time slot 0 of non sync frames. The data becomes true at the end of the first bit of time slot 1.

**13. Channel reset**

This output goes low for the first period of the clock after time slot 0 of the received data as long as synchronisation has been established. This pulse can be used to reset the rest of the receiver terminal.

**16. V<sub>CC</sub>**

Positive supply 5V  $\pm$ 5%.




Fig.4 Timing diagram and output waveforms





2 MBIT PCM SIGNALLING CIRCUIT

**MJ1446**

TIME SLOT 16 RECEIVER AND TRANSMITTER

The 2.048 Mbit PCM signalling circuits comprise a group of circuits which will perform the common signalling and error detection functions for a 2.048 Mbit 30 channel PCM transmission link operating to the appropriate CCITT recommendations. The circuits are fabricated in N-channel metal gate MOS and operate from a single 5volt supply. Relevant inputs and outputs are TTL compatible.

The MJ1446 has two modes of operation dependent on the state of the mode control input. With the mode control high the device is in the transmit mode and with the mode control low the device is in the receive mode.

In the transmit mode the device accepts 64kbits/sec signalling information in either binary or AMI format and outputs it at 2Mbits/sec on to the digital highway during time slot 16.

In the receive mode the device accepts 2Mbit/sec information from the digital highway, during time slot 16 and output is at 64kbits/sec in both binary and AMI format.

In both receive and transmit mode there is an AMI coded clock output, AMI output and AMI output which conforms to CCITT recommendation no G372 for a 64kbits/sec contradirectional interface. The alarm inhibit input causes the 8kHz timing signal to be removed from the AMI clock output.

The device is reset in both modes by a time slot 16 channel pulse and the alarm output provides an indication that the internal counter is operating correctly.

Also provided are 64kHz, 16kHz and 8kHz clock outputs.




Fig.1 Pin connections

**FEATURES**

- 5V ±5% Supply — 20 mA Typical
- Conforms to CCITT Recommendations
- Provides Both AMI and Binary Format Data Outputs
- Single Chip Receive or Transmit
- All Inputs and Outputs are TTL Compatible.




Fig.2 Block diagram

**ELECTRICAL CHARACTERISTICS**

**Test conditions (unless otherwise stated):**

Supply voltage  $V_{CC} = 5V \pm 0.25V$

Ambient temperature  $T_{amb} = -10^{\circ}C$  to  $+70^{\circ}C$

**Static Characteristics**

Characteristic	Symbol	Pins	Value			Units	Conditions
			Min.	Typ.	Max.		
Low level input voltage	$V_{IL}$	3, 4, 7, 9, 11, 12, 13, 14	-0.3		0.8	V	
Low level input current	$I_{IN}$	11		1	50	$\mu A$	
High level input current							
High level input voltage	$V_{IH}$	11	2.4		$V_{CC}$	V	
Low level output	$V_{OL}$	1, 2, 5, 6, 7, 9, 10, 11, 15			0.5	V	$I_{sink} = 2mA$
		12			0.5	V	$I_{sink} = 5mA$
High level output voltage	$V_{OH}$	1, 2, 10, 5, 6, 15	2.8			V	$I_{source} = 200\mu A$
High level output leakage current	$I_{CH}$	7, 9, 11, 12			20	$\mu A$	$V_{OUT} = V_{CC}$
Supply current	$I_{CC}$			20		mA	$V_{CC} = 5.25V$

**Dynamic Characteristics ( $f_{clock} = 2.048 MHz$ )**

Characteristic	Symbol	Value			Units	Conditions
		Min.	Typ.	Max.		
Propogation delay clock to data out to digital highway	$t_p$	20		200	ns	Fig.7
Propogation delay clock to 64kHz out	$t_p$	20		200	ns	Fig.7
Input delay, clock to digital highway access	$t_d DATA$	20		200	ns	
Input delay, clock to time slot 16	$t_d TS16$	80		200	ns	
Output delay 64kHz to 16kHz output	$t_p 16$			70	ns	Fig.7
Output delay, 64kHz to 8kHz output	$t_p 8$			170	ns	Fig.7
Output delay, 64kHz to binary data output (64kHz)	$t_p BIN$	20		450	ns	Fig.8
Output delay 64kHz to AMI, $\bar{A}MI$ , AMI data & $\bar{A}MI$ data o/p's	$t_p AMI$	20		400	ns	Fig.8
Input delay, 64kHz to binary data in (64kHz)	$t_d BIN$			100	ns	

**FUNCTIONAL DESCRIPTION**

**Functions listed by pin number**

- 1. 8 kHz**  
8kHz square wave output.
- 2. 16 kHz**  
16kHz square wave output.
- 3. Clock**  
System clock input (2.048MHz for a 2Mbit PCM system)
- 4. Alarm inhibit**  
A high level on this input inhibits the 8kHz timing signal on the AMI clock outputs.
- 5. AMI output**  
Alternative Mark Inversion coded 64 kHz.
- 6.  $\bar{A}MI$  output**
- 7. AMI Data in/out**  
In the transmit mode 64kHz signalling data in AMI format is accepted at these inputs for output to PCM highway during time slot 16.
- 8. GND**  
Zero volts.
- 9. AMI Data in/out**  
In the receive mode data accepted from the PCM highway during time slot 16 appears on these outputs at 64kbits/sec in AMI format.
- 10. 64 kHz**  
64 kHz square wave output.

**11. Binary data in/out**

In the transmit mode 64 k bit/sec signalling data in binary form is accepted at this input for output to the PCM data highway during time slot 16. In the receive mode data is accepted from the PCM highway during TS16 and appears at this output at 64kbits/sec in binary format.

**12. Digital Highway access in/out**

In the receive mode 2Mbit/sec signalling data is accepted at this input during time slot 16 from the PCM digital highway. In the transmit mode signalling data is output to the PCM digital highway during time slot 16 at 2Mbits/sec.

**13. Mode control**

A high level on this input causes the MJ1446 to operate in the transmit mode while a low level causes it to operate in the receive mode.

**14. TS16**

This input should be connected to time slot 16 channel pulse of the PCM system to synchronise the MJ1446 with the rest of the system.

**15. Alarm output**

A high level on this output indicates that the internal counter has stopped or is out of synchronisation with the time slot 16 channel pulse.

**16  $V_{CC}$**

Positive supply  $5V \pm 5\%$ .




Fig.3 | 2MBit/s operation




Fig.4 | 64kBit/s operation




Fig.5 | Timing diagram




Fig.6 Timing diagram




Fig.7 Test conditions




Fig.8 Test conditions



## 2 MBIT PCM SIGNALLING CIRCUIT

# MJ1471

## HDB3 OR AMI ENCODER/DECODER

The MJ1471 is an encoder/decoder for pseudo-ternary transmission codes. The codes are true Alternate Mark Inversion (AMI) or AMI modified according to HDB3 rules (CCITT Orange Book Vol 111-2, Annex to Rec.G703). The device encodes and decodes simultaneously and asynchronously. Error monitoring functions are provided to detect violations of HDB3 coding and all ones detection (AIS). In addition a loop test function is provided for terminal testing.

### FUNCTIONS

- 5V  $\pm$  5% Supply — 40mA Max.
- AMI or HDB3 Operation — TTL Selectable
- Loop Back Facility
- 'All Ones' Error Monitor to Detect Loss of Synchronising Word (Time Slot Zero)
- Error Monitor of HDB3 Incoming Code
- Decoded Data in NRZ Form

### FUNCTIONAL DESCRIPTION

#### Functions listed by pin number

#### 1. NRZ data in

Input data for encoding into ternary form. The data is clocked by the negative-going edge of the Clock (Encoder).

#### 2. Clock (Encoder)

Clock for encoding data on pin 1.

#### 3. AMI/HDB3

MJ1471 operates in HDB3 if pin 3 is at logic '1'. AMI if pin 3 is at logic '0'.

#### 4. NRZ Data out

Decoded data from ternary inputs  $A_{in}$ ,  $B_{in}$ .

#### 5. Clock (Decoder)

Clock for decoding ternary data  $A_{in}$ ,  $B_{in}$ .

#### 6, 7. Reset AIS, AIS

Logic '0' on Reset AIS resets a decoded zero counter and either resets AIS outputs to zero provided 3 or more zeroes have been decoded in the preceding Reset AIS = 1 period or sets AIS to '1' if less than 3 zeroes have been decoded in the preceding two Reset AIS = 1 periods.

Logic '1' on Reset AIS enables the internal decoded zero counter.

#### 8. Ground

Zero volts.

#### 9. Error

A logic '1' indicates that a violation of the HDB3 encoding law has been decoded i.e. 3 '1's of the same polarity.




Fig.1 Pin connections

#### 10. Clock

OR function of  $A_{in}$ ,  $B_{in}$  for clock regeneration when pin 12 = '0', OR function of  $O_1$ ,  $O_2$  when pin 12 = '1'.

#### 11, 13. $A_{in}$ , $B_{in}$

Inputs representing the received ternary PCM signal.  $A_{in}$  = '1' represents a positive going '1',  $B_{in}$  = '1' represents a negative going '1'.  $A_{in}$  and  $B_{in}$  are sampled by the positive going edge of the clock decoder.  $A_{in}$  and  $B_{in}$  may be interchanged.

#### 12. Loop test enable

TTL input to select normal or loop back operation. Pin 12 = '0' selects normal operation, encode and decode are independent and asynchronous.

When pin 12 = '1'  $O_1$  is connected internally to  $A_{in}$  and  $O_2$  to  $B_{in}$ . Clock becomes the OR function of  $O_1$ ,  $O_2$ . **N.B.** a decode clock has to be supplied. The delay from NRZ in to NRZ out is  $7\frac{1}{2}$  clock periods in loop back.

#### 14, 15, $O_1$ , $O_2$

Outputs representing the ternary encoded PCM AMI/HDB3 signal for line transmission.  $O_1$  and  $O_2$  are in Return to zero form and are clocked out on the positive going edge of the encode clock. The length of  $O_1$  and  $O_2$  pulses is set by the positive clock pulse length.

#### 16. +V<sub>cc</sub>

Positive 5V  $\pm$  5% supply.

## ELECTRICAL CHARACTERISTICS

## Test conditions (unless otherwise stated):

Supply voltage  $V_{CC} = 5V \pm 0.25V$ Ambient temperature  $T_{amb} = 0^{\circ}C$  to  $+70^{\circ}C$ 

## Static Characteristics

Characteristic	Symbol	Pins	Value			Units	Conditions
			Min	Typ	Max		
Low level input voltage	$V_{IL}$	1,2,3,5,6 10,11,12,13	-0.3		0.8	volts	
Low level input current	$I_{IL}$				50	$\mu A$	$V_{IL} = 0V$
High level input voltage	$V_{IH}$		2.5		$V_{CC}$	V	
High level input current	$I_{IH}$			50	$\mu A$	$V_{IH} = 5V$	
Low level output voltage	$V_{OL}$	10,14,15			0.5	V	$I_{sink} = 0.80\mu A$
		4,7,9			0.4	V	$I_{sink} = 1.6mA$
High level output voltage	$V_{OH}$	4,7,9	2.7			V	$I_{source} = 60\mu A$
		14,15	2.8			V	$I_{source} = 2mA$
		10	2.8			V	$I_{source} = 1mA$
Supply current	$I_{CC}$			20	40	mA	All inputs to 0V All outputs open circuit

## Dynamic Characteristics

Characteristic	Symbol	Value			Units	Conditions
		Min.	Typ.	Max.		
Max. Clock (Encoder) frequency	$f_{max_{enc}}$	4.0	10		MHz	Figs.9, 14
Max. Clock (Decoder) frequency	$f_{max_{dec}}$	2.2	5		MHz	Figs.10, 14
Propagation delay Clock (Encoder) to $O_1, O_2$	$tpd1A/B$			100	ns	Figs.8, 9, 14. See Note 1
Rise and Fall times $O_1, O_2$				20	ns	Figs.9, 14
$tpd1A-tpd1B$				20	ns	Figs.9, 14
Propagation delay Clock (Encoder) to Clock	$tpd3$			150	ns	Loop test enable = 1, Figs.9, 14
Setup time of NRZ data in to Clock (Encoder)	$ts3$	50			ns	Figs.7, 9, 14
Hold time of NRZ data in	$th3$	55			ns	Figs.7, 9, 14
Propagation delay $A_{in}, B_{in}$ to Clock	$tpd2$			150	ns	Loop test enable = '0' Figs.12, 14
Propagation delay Clock (Decoder) to error	$tpd4$			200	ns	Figs.11, 14
Propagation delay $\overline{\text{Reset AIS}}$ to AIS	$tpd5$			200	ns	Loop test enable = '0' Figs.13, 14
Propagation delay Clock (Decoder) to NRZ data out	$tpd6$			150	ns	Figs.7, 10, 14. See Note 2
Setup time of $A_{in}, B_{in}$ to Clock (Decoder)	$ts1$	75			ns	Figs.7, 10, 14
Hold time of $A_{in}, B_{in}$ to Clock (Decoder)	$th1$	5			ns	Figs.7, 10, 14
Hold time of $\overline{\text{Reset AIS}} = '0'$	$th2$	30			ns	Figs.7, 13, 14
Setup time Clock (Decoder) to $\overline{\text{Reset AIS}}$	$ts2$	100			ns	Figs.7, 13, 14
Setup time $\overline{\text{Reset AIS}} = 1$ to Clock (Decoder)	$ts2'$	0			ns	Figs.13, 14

## NOTES

- The Encoded ternary outputs ( $O_1, O_2$ ) are delayed by  $3\frac{1}{2}$  clock periods from NRZ data in (Fig.3)
- The decoded NRZ output is delayed by 4 clock periods from the HDB3 inputs ( $A_{IN}, B_{IN}$ ) (Fig.4)




Fig. 2 MJ1471 Block diagram




Fig. 3 Encode waveforms




Fig. 4 Decode waveforms




Fig. 5 HDB3 error output waveforms





Fig. 7 Decoder timing relationship




Fig. 8 Encoder timing relationship

**DEFINITION OF THE HDB3 CODE**

Coding of a binary signal into an HDB3 signal is done according to the following rules:

1. The HDB3 signal is pseudo-ternary; the three states are denoted B<sub>+</sub>, B<sub>-</sub> and O.
2. Spaces in the binary signal are coded as spaces in the HDB3 signal. For strings of four spaces however, special rules apply (see 4. below).
3. Marks in the binary signal are coded alternately as B<sub>+</sub> and B<sub>-</sub> in the HDB3 signal (alternate mark inversion). Violations of the rule of alternate mark inversion are introduced when coding strings of four spaces (see 4. below).
4. Strings of four spaces in the binary signal are coded according to the following rules:

a The first space of a string is coded as a space if the preceding mark of the HDB3 signal has a polarity opposite to the polarity of the preceding violation and is not a violation by itself; it is coded as a mark, i.e. not a violation (i.e. B<sub>+</sub>, B<sub>-</sub>), if the preceding mark of the HDB3 signal has the same polarity as that of the preceding violation or is by itself a violation.

This rule ensures that successive violations are of alternate polarity so that no DC component is introduced.

b The second and third spaces of a string are always coded as spaces.

c The last space of a string of four is always coded as a mark, the polarity of which is such that it violates the rule of alternate mark inversion. Such violations are denoted V<sub>+</sub> or V<sub>-</sub> according to their polarity.

© International Telecommunications Union

**ABSOLUTE MAXIMUM RATINGS**

The absolute maximum ratings are limiting values above which operating life may be shortened or specified parameters may be degraded.

**Electrical Ratings**

+Vcc	7V
Inputs	Vcc + 0.5V Gnd - 0.3V
Outputs	Vcc, Gnd - 0.3V

**Thermal Ratings**

Max Junction Temperature	175°C
Thermal Resistance: Chip to Case	40°C/Watt
Chip to Amb.	120°C/Watt




Fig. 9




Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14 Test timing definitions



Advance information is issued to advise Customers of new additions to the Plessey Semiconductors range which, nevertheless, still have 'pre-production' status. Details given may, therefore, change without notice although we would expect this performance data to be representative of 'full production' status product in most cases. Please contact your local Plessey Semiconductors Sales Office for details of current status.

## PCM 'A'-LAW CODEC

# MJ1480 DIGITAL CONTROLLER SL1480 ANALOGUE PROCESSOR

## 8-BIT COMPANDED 'A'-LAW A-D AND D-A CONVERTER

The bipolar SL1480 and NMOS MJ1480 integrated circuits together form a Codec system for the analogue to digital and digital to analogue conversion of telephony speech signals to PCM, as shown in Fig.2. The system is suitable for use in asynchronous transmission equipment and synchronous subscriberline cards. The conversion law is non-linear and conforms to the A law as defined by the CCITT Orange Book, Vol III—2, G711. The SL1480 performs the analogue signal processing functions, and the MJ1480 provides the successive approximation register and PCM interface circuits. The system is designed to operate at a 2.048MHz clock rate and requires a channel clock input to initiate an encode-decode cycle. Digital inputs and outputs are in serial NRZ form with alternate bits inverted, synchronous with the clock. An encode is performed in 11 clock periods and a decode is instantaneous. The system can serve 16 analogue channels at a sampling rate of 8kHz when provided with a 2.048MHz clock and the appropriate channel clocks. An internal two-channel multiplexer is provided to facilitate the use of external multiplexers on both the input and output analogue channels.

The analogue inputs are differential to provide good rejection against clocks and other common mode signals. The analogue outputs are high speed operational amplifiers which are driven by the D-A converter during decode; when the Codec is in encode mode or an output is not selected it is set to zero volts. The relationship of digital information on the PCM highways and analogue samples on the two channels is shown in the timing diagrams, Figs.3a and 3b.

The encode cycle consists of two guard bits, seven encode bits and two further guard bits. When a 2.048MHz clock is used the encode sample period is 4 $\mu$ s. The aperture error is sufficiently small with this length of sample that an input sample and hold is unnecessary and provides no performance advantage.

## ABSOLUTE MAXIMUM RATINGS

## Electrical

## SL1480

$V_{IN}$ to Gnd	+5.5V
$V_{EE}$ to Gnd	-5.5V
Digital inputs (pins 1-10, 12)	+5.5V to -0.5V
Analogue inputs (pins 18-21)	$V_{CC}$ to $V_{EE}$
Differential input voltage	$\pm 3.0V$ $V_{18} - V_{19}$ $V_{20} - V_{21}$

## MJ1480

$V_{DD}$ to Gnd	+7V
Logical inputs	-0.3V to +7.0V

## Thermal

## SL1480 and MJ1480

Chip-to-case thermal resistance	15°C/Watt
Chip-to-case ambient thermal resistance	60°C/Watt
Operating ambient temperature	0°C to +70°C
Storage temperature	-55°C to +175°C
Maximum junction temperature	+150°C




Fig.1 Pin connections SL1480 and MJ1480 (top view)

## FEATURES

- Two Chip System May Be Shared Up To 16 Channels
- Includes Internal Two Channel Multiplexer
- Low Power Consumption — Equivalent to 76mW per Channel in Multiplexed Mode (8 Channels)
- Meets All Relevant CCITT Specifications
- May Be Simply Designed Into a 32 Channel Security Zone Channel Bank
- Fast A-D Conversion Time, 6 $\mu$ s (With 2.048 MHz Clock)
- Requires No External Components For Two Channel Application
- Highly Stable On-Chip Voltage Reference
- Supply Requirements  $\pm 5V$ ,  $\pm 5\%$
- All Digital Inputs and Outputs TTL Compatible

## APPLICATIONS

- 30/32 Channel PCM Systems
- Data Acquisition
- Telemetry
- Digital Signal Processing
- Speech Synthesis
- Voice Recognition




Fig.2 Codec block diagram and partitioning

**FUNCTIONAL PIN DESCRIPTION**

**SL1480**

Pin No.	Symbol	Description	
1	B8	Data, bit 8 (LSB)	
2	B7	Data, bit 7	
3	B6	Data, bit 6	
4	B5	Data, bit 5	
5	B4	Data, bit 4	
6	B3	Data, bit 3	
7	B2	Data, bit 2	
8	SB	Data, sign bit (MSB)	
9	AB SELECT	Input and output multiplexer control. Normally connected to MJ1480 pin 16. A 'High' selects port B, 'Low' selects Port A.	
10	ENC/DEC	Select input or output amplifiers. 'Low' causes input to be selected. 'High' causes output to be selected.	
11	COMP O/P	Output of the successive approximation comparator, connects to pin 14, MJ1480. The comparator is a clocked master-slave circuit and compares the analogue input signal with the output of the D-A converter. The comparator samples the comparison on the positive clock transition and the result appears on pin 11 after the negative clock transition. The comparator output is high if the analogue input is greater than the decoded digital input.	
12	SYST CLK	System clock. 2.048MHz for 30/32 channel PCM channel bank.	
13	0VD	Digital earth	
14	0VOPA	Analogue earth	
15	ANOPA	Analogue output	Port A
16	0VOPB	Analogue earth	
17	ANOPB	Analogue output	Port B
18	0VIPA	Analogue earth	
19	ANIPA	Analogue input	Port A
20	0VIPB	Analogue earth	
21	ANIPB	Analogue input	Port B
22	OVA	Analogue earth	
23	V <sub>CC</sub>	+5V ±5% supply	
24	V <sub>EE</sub>	-5V ±5% supply	



## MJ1480

Pin No.	Symbol	Description
1	V <sub>DD</sub>	+5V ±5% supply
2	DATA I/P	Data input from PCM receive highway. Clocked by positive edge of clock.
3	DECCH CLK	Decode only channel clock input. Positive going edge on this pin causes a decode output. This input must be low if the channel clock (pin 9) is used.
4	CH CARRY	Channel carry will go high 8 system clock periods after the positive edge of a channel clock. This allows cascading of Codecs with no need for multiple channel clocks.
5	N/C	
6	N/C	
7	DATEN	A '0' on this input will allow data out onto the PCM transmit highway. A '1' will cause the output to be off.
8	N/C	
9	CHCLK	Channel clock input pin. A positive edge on pin 9 will start an encode cycle which lasts 11 system clocks. This is followed by a decode until the next channel clock. If the Decode channel clock (pin 3) is used pin 9 must be high.
10	DATA O/P	Data output onto PCM transmit highway. The output is an open drain allowing wired-OR connection to other devices.
11	MUXRES	A '1' resets AB SELECT output to 'High' (see Note 1 and timing diagram, Fig.3a), clocked on negative edge of system clock.
12	OVD	Digital earth.
13	SYST CLK	System clock, 2.048MHz for 30/32 channel PCM channel bank
14	COMP I/P	Comparator input; connect to pin 11, SL1480.
15	ENC/DEC	Encode/decode select output; connect to pin 10, SL1480.
16	AB SELECT	Port A/Port B select output; connect to pin 9, SL1480.
17	SB	Data, sign bit (MSB)
18	B2	Data, bit 2
19	B3	Data, bit 3
20	B4	Data, bit 4
21	B5	Data, bit 5
22	B6	Data, bit 6
23	B7	Data, bit 7
24	B8	Data, bit 8 (LSB)

Data output of successive approximation register (to SL1480)

## NOTES

1. MUXRES will reset AB SELECT output to a 'High' when either a channel clock or a decode only channel clock is received, see timing diagram (Fig.3a).

## ELECTRICAL CHARACTERISTICS

## Test conditions (unless otherwise stated):

Ambient temperature T<sub>amb</sub> = 0°C to +70°C

V<sub>CC</sub> = +5V ± 5%, V<sub>EE</sub> = -5V ± 5% (SL1480)

V<sub>DD</sub> = +5V ± 5% (MJ1480)

## SL1480

Characteristic	Symbol	Value			Units	Conditions
		Min.	Typ.	Max.		
<b>Static</b>						
Positive supply current	I <sub>EE</sub>		25	50	mA	Pins 1-10, 12, 19-21 = 0V
Negative supply current	I <sub>CC</sub>		25	50	mA	" "
Logic '1' input voltage pins 1-10, 12	V <sub>IH</sub>	2.0		V <sub>CC</sub> + 0.5	V	
Logic '1' input current pins 1-10, 12	I <sub>IH</sub>			0.2	mA	V <sub>IH</sub> = V <sub>CC</sub>
Logic '0' input voltage pins 1-10, 12	V <sub>IL</sub>	0		0.8	V	
Logic '0' input current pins 1-10, 12	I <sub>IL</sub>			-0.36	mA	V <sub>IL</sub> = 0.4V
Logic '1' output voltage pin 11	V <sub>OH</sub>	2.7			V	I <sub>OH</sub> = 50µA
Logic '0' output voltage pin 11	V <sub>OL</sub>			0.5	V	I <sub>OL</sub> = -1.0mA
<b>Analogue Inputs</b>						
Input impedance	R <sub>IN</sub>	2.4		7.0	kΩ	Input code X0000000 *
Input bias current	I <sub>B</sub>			0.15	mA	Encode mode, port A or port B selected.

ELECTRICAL CHARACTERISTICS, SL1480 (CONTINUED)

Characteristic	Symbol	Value			Units	Conditions
		Min.	Typ.	Max.		
Encode offset voltage	$V_{IN}$	-32		+32	mV	
Input offset current ratio		0.9		1.1		
Temperature coefficient of $\Delta V_{IN}$	$\frac{\Delta V_{IN}}{T}$				V/°C	
Temperature coeff. of input bias current	$\frac{I_B}{T}$				µA/°C	
'Crash level'		0.75		0.85	V	Comparator O/P = 1, code in = 11111111
		-0.75		-0.85	V	Comparator O/P = 0, code in = 01111111
Min. step size	$V_{STEP E}$		0.4		mV	
0dBm level			0.40		Vrms	
<b>Analogue Outputs (pins 14-17)</b>						
Offset voltage (encode selected)	$V_{OFF E}$	-50		+50	mV	Code in = X0000000*
Offset voltage (decode selected)	$V_{OFF D}$	-50		+50	mV	
Minimum step size	$V_{STEP D}$		0.5		mV	
Output voltage (max. code in)	$V_{OMAX}$	±0.94		±1.03	V	Code in = X11111111*
Output noise	$V_{ON}$			-88	dBm	Code in = 10000000 Decode selected Bandwidth = 1 MHz
Temp. Coeff. decode gain	$\frac{V_{OMA}}{T}$	-200		+200	ppm/°C	
Output rise time	$t_r$				ns	Code in changed from 01111111 — 11111111
Max. overshoot	$V_{OV}$				V	
Output current					mA	
<b>Crosstalk</b>						
Encode to Decode	$V_{CED}$			-75	dB	Code in 1000000 analogue in 0.5Vrms at 850Hz. Port A or B in to Port A or B out
Encode interchannel crosstalk	$V_{CEE}$			-73	dB	Port A = 0.50 Vrms 850Hz. Port B = 0.05 Vrms 2.4KHz Crosstalk measured A→B (or vice versa)
Decode interchannel crosstalk	$V_{CDD}$			-80	dB	Port A = 850Hz, 0dBm0 measure Port B, or vice versa.
Decode/Encode crosstalk	$V_{CDE}$			-73	dB	Port A or B output = 850Hz 0dBm0 Port A or B input 850Hz, 0.05 Vrms

MJ1480

\*X specifies a 'don't care' condition

<b>Static</b>						
Supply current	$I_{DD}$			80	mA	$I_O = 50\mu A$ $I_O = -1\text{ mA}$ $I_O = -2\text{ mA}$ $V_{OUT} = 2.7\text{ V}$
High state output voltage, pin 4, 15-24	$V_{OH B}$	2.7			V	
Low state output voltage, pin 4, 15-24	$V_{OL B}$			0.5	V	
Low state output voltage, pin 10	$V_{OL A}$			0.5	V	
Offstate leakage current, pin 10	$I_{OO}$			5	µA	
High state input voltage, all inputs	$V_{IH}$	2.4			V	
Low state input voltage, all inputs	$V_{IL}$			0.8	V	$V_I = 2.7\text{ V}$ $V_I = 0.4\text{ V}$
High state input current	$I_{IH}$			20	µA	
Low state input current	$I_{IL}$			20	µA	
<b>Dynamic</b>						
Propagation delay, clock to B1-B7, SB	$t_{PSAR}$			150	ns	
Propagation delay, clock to ENC/DEC	$t_{PED}$			150	ns	
Propagation delay, clock to AB SELECT	$t_{PAB}$			150	ns	
Delay, system clock to Data I/P	$t_{DIP}$	-11			ns	
Propagation delay, channel clock to Bit 1 Data O/P	$t_{PCDD}$	20		130	ns	
Propagation delay, system clock to Bit 2-8, Data O/P	$t_{PCD}$	20		270	ns	
Propagation delay, system clock to channel carry	$t_{PCC}$	20		120	ns	
Set up time, system clock to MUX RES	$t_{STSO}$	50			ns	
Hold time, MUX RES	$t_{HTSO}$	100			ns	
Set up time, CH CLK to system clock	$t_{SCC}$	200			ns	
Delay time, system clock to CH CLK	$t_{DCC}$	100			ns	

SL1480 and MJ1480 Combined Performance (see Fig.2)

Characteristic	Symbol	Value			Units	Conditions
		Min.	Typ.	Max.		
Quantising distortion Analogue-Digital	$Q_{DN}$	-15.3			dB	$V_{IN} = -55 \text{ dBm0}$ $V_{IN} = -40 \text{ dBm0}$ $V_{IN} = -34 \text{ dBm0}$ $V_{IN} = -27 \text{ dBm0}$ $V_{IN} = -6 \text{ dBm0}$
		-30.3			dB	
		-34.4			dB	
		-35.6			dB	
Digital-Analogue		-15.3			dB	$V_{OUT} = -55 \text{ dBm0}$ $V_{OUT} = -40 \text{ dBm0}$ $V_{OUT} = -34 \text{ dBm0}$ $V_{OUT} = -27 \text{ dBm0}$ $V_{OUT} = -6 \text{ dBm0}$
		-30.3			dB	
		-34.4			dB	
		-35.6			dB	
<b>Linearity</b>						
A-D noise signal	$G_{NAD}$			0.25 0.50		$V_{IN} = -55 \text{ dBm0}$ , see Fig.5 and note 1 $V_{IN} = -60 \text{ dBm0}$ , see Fig.5 ..
A-D, 820Hz sine signal	$G_{SAD}$			0.25		$V_{IN} = +3 \text{ dBm0}$ , see Fig.6
D-A noise signal	$G_{NDA}$			0.25 0.50		$V_{IN} = -55 \text{ dBm0}$ , see Fig.8 and note 2 $V_{IN} = -60 \text{ dBm0}$ , see Fig.8 ..
D-A sine signal	$G_{SDA}$			0.25		$V_{IN} = +3 \text{ dBm0}$ , see Fig.9

NOTES

1.  $V_{IN}$  is band-limited Pseudo-Random Noise in accordance with CCITT recommendation 0.131
2. Input signal is a digital equivalent of  $V_{IN}$  (Note 1)




Fig.3a Codec interfacing waveforms




Fig.3b Codec detailed timing (all times in nanoseconds)




Fig.4 Quantizing distortion (encoder) as a function of input level (CCITT G712, Method 1)




Fig.6 Variation of gain with input level (encoder) (CCITT G712, Method 1b)




Fig.5 Variation of gain with input level (decoder) (CCITT G712, Method 1a)




Fig.7 Quantizing distortion (decoder) as a function of output level (CCITT G712, Method 1)




Fig.8 Variation of gain with input level (decoder)(CCITT G712, Method 1a)




Fig.9 Variation of gain with input level (decoder)(CCITT G712, Method 1b)

**APPLICATION NOTES**

**Input Amplifier**

The input amplifier is a differential amplifier with both inputs available. Each part has a separate amplifier and input multiplexing is performed by routing the tail current to the selected input amplifier. The circuit is shown in Fig.10.




Fig.10 Input amplifier of SL1480

It is important to note that the input to the Codec is extremely broadband (Typ. 100MHz) and consequently care has to be taken to limit the noise bandwidth of the signal path leading up to the input. In addition, the impedance seen by each base of the input differential pair should be matched to reduce common mode signals (i.e. clocks etc.). Suitable configurations are shown in Figs.11a and 11b. The configuration shown in Fig.11a is only suitable for systems where each Codec input serves a single analogue channel. For applications where the signal input is derived from a multiplexer, the configuration shown in Fig.11b is more suitable as the bandwidth can be tailored for the required application.

**Voltage Reference**

Input and output channel gains are referenced to an internal band gap reference voltage and can be expected to be extremely stable with time and temperature. A typical regulation characteristic is shown in Fig.12.

**Output Amplifier**

Each output port is the output of a high performance operational amplifier selected during decode periods and




Fig.11a Input configuration for non-multiplexed applications

Fig.11b Input configuration for multiplexed applications

driven by the D-A converter. During encode or when the particular port is not selected the output is set to zero volts. A separate output signal earth is available for each amplifier to reduce crosstalk between channels.

**Digital to Analogue Conversion**

The Codec uses a successive approximation technique for encoding. The same D-A converter is used for encoding and decoding. The D-A converter is a composite structure. The 'A' law segments are selected by an R/2R resistor ladder and interpolation within each segment is performed by a group of binary weighted current sources (see Fig.13). The resistor current product formed by the converter is referenced directly to the device voltage reference ensuring excellent gain stability.

**Digital Interface**

The PCM interfaces to the codes are at the clock rate (2.048MHz) and are in NRZ form with alternate bits inverted. The Codec is designed to interface with a

## MJ1480/SL1480

standard 2.048M bit PCM frame and the 8 bit words associated with a particular time slot are loaded and unloaded on receipt of a channel clock. If the Codec is being used in the 'decode only' mode then the time slot immediately preceding the decode channel clock is loaded. The relationship between analogue samples and digital PCM samples is shown in Fig.3a. Encoded analogue samples are output to the PCM highway by the next channel clock and decoded analogue samples are output to the appropriate analogue port immediately following the encode cycle. The selection of ports is controlled by the MJ1480 and alternate channel clocks select port A or port B. Synchronisation of the internal multiplexer to the PCM frame is accomplished by the MUXRES input.

The PCM output is an open drain device and up to four Codecs can be connected to a PCM highway and still allow a load equivalent to two low power Schottky loads to be driven. The output of a Codec is only active when data is




Fig.12 Regulation characteristics of the SL1480 voltage reference




Fig.13 D-A converter for the SL1480

being output; at all other times the output is open circuit. There is a data enable (DATEN) input to the Codec which allows a particular Codec to be disabled on a static or dynamic basis thus allowing concentration on a line-by-line basis to be performed in Subscriber Line Interface Circuit (SLIC)

### An Eight Line Subscriber Interface

The circuit shown in Fig.14 is an eight analogue line system using the SL1480 + MJ1480 as an 'A' law Codec.

### Filtering

Three technologies are recognised for antialias filtering the analogue input signal. This circuit uses active filters although LC or switched capacitor filters could be used (with appropriate gain adjustments). A significant problem with active filters is their relatively high broadband noise level. Consequently, to improve dynamic range the signal level at the filter output has been set at approximately +15dBm<sub>0</sub> (relative to the Codec input). Noise in the output filter is not such a severe problem as broadband noise is not a significant performance hazard.

The particular filters used are a combination of thin film substrates and gain blocks provided by Plessey TAB1042 quad programmable operational amplifiers.

A similar system using 2912 type switched capacitor PCM filter has been developed. Full information is available from Plessey Semiconductors.

### Multiplexing

Industry standard 1 to 8 multiplexers are used in this application. The internal multiplexer of the Codec is not used as to do so would necessitate a more complex multiplexing scheme with four 1 to 4 multiplexers being required. The selected multiplexers have adequate switching speed to cope with the system. A further advantage of this configuration is that it could be expanded to 16 channels by duplicating the analogue path and using the other Codec port. The address waveforms required by the multiplexers are shown in Fig.15.

### Offset and Gain Adjust

The variable ON resistance of the multiplexer, coupled with the 5kΩ input impedance of the Codec mean that a buffer is required to prevent gain variations outside the required specification. This buffer also allows input offset adjustment by means of a preset resistor (or an autozero circuit if preferred). The buffer is preceded by an attenuator to reduce the relatively high signal level in the filter to that suitable for the Codec.

The bandwidth of this section should be limited to the minimum possible consistent with response times required by the multiplexed input. Bandwidth is controlled by R11, C9 and in practice full advantage cannot be taken of this bandwidth as linearity at low levels deteriorates slightly for larger values of C8 and C9. A compromise between linearity and signal-to-noise ratio can be reached as the performance curves of Figs.16a, and 16b show:




Fig.14 An 8-channel synchronous multiplexed Codec

PARTS LIST FOR FIG. 14

INTEGRATED CIRCUITS			
REF. NO.	FUNCTION	PART NO.	MANUFACTURER
IC1* IC2* IC3* IC8*	Op. Amp.	TAB 1042	Plessey
IC9* IC10* IC11*	Op. Amp.	TAB 1042	Plessey
IC5 IC7	Mux	MUX08, IH6108	PMI Intersil
IC6	Op. Amp.	NE5534	Mullard
IC12	CMOS dual D-type FF	4013	Any
IC13	CMOS 4 bit counter	40163	Any
IC14	CMOS Quad Nor gate	4001	Any
IC4	Transmit filter	S42026-A16-A3	Siemens
IC15	Receive filter	S42026-A15-A1	Siemens

RESISTORS		CAPACITORS	
R1* 620Ω	R10 2.0kΩ	C1*	0.01μF ± 20%
R2* 30kΩ	R11 110kΩ	C2*	0.1μF ± 3%
R3* 30kΩ	R12 110kΩ	C3*	0.1μF ± 3%
R4* 54kΩ	R13 2.0kΩ	C4*	0.68μF ± 10%
R5* 54kΩ	R14 1.8kΩ	C5	10pF ± 20%
R6* 2.4kΩ	R15* 41Ω	C6	1μF ± 10%
R7* 2.2kΩ	R16* 17kΩ	C7	22pF ± 20%
R8* 9.1kΩ	R17* 33kΩ	C8	1nF ± 10%
R9 2.2kΩ	VR1 500Ω	C9	1nF ± 10%

\* These components are required for each analogue channel.  
 TAB1042s used for IC1, 2, 3 should be biased with 7.5μA.  
 TAB1042s used for IC8, 9, 10, 11 should be biased with 75μA.




Fig.15a Multiplexer waveforms for an 8-channel multiplexed board




Fig.15b Multiplexer waveforms for a 16-channel multiplexed board






Fig.16a Encode  $Q_D$  measurements, multiplexed board (noise source)




Fig.16b Encode linearity of multiplexed board (noise source)

**Bandwidth Calculation**

From Fig.15, the multiplexer address waveforms, we can see that the total period available to switch channels through the input multiplexer to the Codec input is 2.5 time slots (20 clock periods or 9.76 $\mu$ s). There is a delay to turn on the multiplexer, consisting of an address generation time,  $t_{add}$ , and a multiplexer turn on time,  $t_{onmux}$ , which must be subtracted from the 2.5 time slots before the bandwidth of input buffer can be calculated.

$$\begin{aligned}
 t_{add} &= t_{pA/B} \text{ (clock to AB sel)} \\
 &+ 2t_{pQ} \text{ (clock to Q for IC 12)} \\
 &= (150 + 2 \times 250) \text{ ns} \\
 t_{onmux} &= 2.1 \mu\text{s (PMI MUX08B)}
 \end{aligned}$$

The first bit to be set during the A/D conversion process is the sign bit and the worst case deviation for this decision is from full scale to zero. For accurate sign bit determination the input must be accurate to within  $\frac{1}{2}$  LSB. It is assumed that the single time constant ( $R_{11}C_s = \gamma$ ) controls the response time.

Full scale for an 'A' law codec = 2048 LSB steps.

$$\text{now } V = V_{IN}(1 - e^{-t/\gamma}) \quad \dots (1)$$

- V = output voltage
- $V_{IN}$  = input voltage
- $\gamma$  = time constant (i.e.  $R_{11} \times C_s$ )
- t = response time
- $V = (2048 - \frac{1}{2})$  units
- $V_{IN} = 2048$  units
- $t = (9.76 - 0.65 - 2.1) \mu\text{s}$  (see above)

equation (1) gives  $\gamma = 843$  ns and using  $R_{11} = 110\Omega$  gives a value for  $C_s$  of 7.67 nF. However, the use of  $C_s$  with a capacitance of this magnitude causes linearity problems and a satisfactory compromising value for  $C_s$  is 1 nF.

**Output Multiplexing**

The output analogue signal path is considerably simpler than the input signal path and consists of the multiplexer and the output filter. Addressing for the output multiplexer




Fig.17a Decode  $Q_D$  measurements, multiplexed board (sine wave input)




Fig.17b Decode linearity of multiplexed board (sine wave input)

is identical with that of the input multiplexer. However, it is important that the filter only samples the Codec PAM output when it is at its decoded analogue level. To achieve this an additional enable pulse is derived by IC13 and 14. The precise length of this pulse is not important but variations in its period will cause gain variations and channel clock jitter will cause additional noise on the recovered analogue signal.

The performance of the output channel is shown in Figs.17a and 17b.

**Extension to 16 channels**

This system could be extended to 16 channels merely by using both ports of the CODEC and duplicating the analogue signal paths. Multiplex addressing would be slightly more complex and the required waveforms are also shown in Fig.16.

**An Asynchronous 30 channel PCM terminal for Transmission Equipment**

PCM transmission equipment differs from SLIC applications in that the digital send and receive highways are asynchronous. A block diagram of a suitable system is shown in Fig.18. The encode part of the system consists of


two Codecs configured to serve 16 channels each, as in the SLIC example. In fact only 15 analogue channels are required as time slots zero and 16 are used for signalling.

Since the incoming and outgoing PCM streams are asynchronous a separate Codec is required for digital to analogue conversion. In this case the channel clock input (CHCLK) to the Codec is held high and the decode channel clock (DECCHCLK) is driven. This allows the Codec to decode the full 32 time slots (although only 30 would be used).

Synchronisation and data access to time slot zero and sixteen data bits can be provided by the MJ1444, MJ1445 and MJ1446 and conversion of the resulting 2.048M bit data stream to HDB3 or AMI ternary codes can be accomplished by the MJ1440 or MJ1471.

**Conclusion**

The Codec (SL1480 + MJ1480) is a flexible system which can be incorporated into both PCM transmission equipment and digital exchange subscriber interface circuits. In both applications it can provide considerable economies in both device count and cost while satisfying all the relevant CCITT performance specifications.



Asynchronous 2.048M bit PCM terminal for 32 analogue channels

Fig.18 Asynchronous 2.048M bit PCM terminal for 32 analogue channels



# MJ2812, MJ2812M 32 WORDS x 8 BIT FIFO MEMORY

# MJ2813, MJ2813M 32 WORDS x 9 BIT FIFO MEMORY

The MJ2812 and MJ2813 are 32-word by 8-bit and 9-bit first-in first-out memories, respectively. Both devices have completely independent read and write controls and have three state outputs controlled by an output enable pin (OE). Data on the data inputs ( $D_0 - D_7$ ) is written into the memory by a pulse on load (PL). The data word automatically ripples through the memory until it reaches the output or another data word.

Data is read from the memory by applying a shift out pulse on PD. This dumps the word on the outputs ( $Q_0 - Q_7$ ) and the next word in the buffer moves to the output. An output ready signal (OR) indicates that data is available at the output and also provides a memory empty signal. An input ready signal (IR) indicates that the device is ready to accept data and also provides a memory full signal.

Both the MJ2812 and MJ2813 have master reset inputs which initialise the FIFO control logic and clear all data from the device (reset to all lows). A FLAG signal goes high when the memory is approximately half full.

The MJ2812 can perform input and output data transfer on a bit-serial basis as well as on 8-bit parallel words. The input buffer is an 8-bit shift register which can be loaded in parallel by the PL command or can be loaded serially through the  $D_0$  input by using the SL clock. When 8 bits have been shifted into the input buffer serially, the 8-bit word automatically moves in parallel through the memory. The output includes a built in parallel-to-serial converter, so that data can be shifted out of the  $Q_7$  output by using the SD clock. After 8 clock pulses a new 8-bit word appears at the outputs.

The timing and function of the four control signals PL, IR, PD and OR are designed so that two driving FIFOs can be placed end-to-end, with OR of the first driving PL of the second and IR of the second driving PD of the first. With this simple interconnection, strings of FIFOs can control each other reliably to make a FIFO array any number of words deep.

## FEATURES

- Serial or Parallel Inputs and Outputs (MJ2812 only)
- 32 Words x 8 Bits (MJ2812) and 32 Words x 9 Bits (MJ2813)
- Easily Stacked — Sideways or Lengthways
- Independent Reading and Writing
- Half-Full FLAG
- Data Rates up to 2.0 Mhz
- TTL — Compatible Tri-state Outputs
- Input and Output Ready Signals
- Master Reset
- Single +5V Supply

## APPLICATIONS

- Smoothing Data Rates from Keyboards




Fig. 1 MJ2812 (32 x 8) pin connections




Fig. 2 MJ2813 (32 x 9) pin connections




Fig. 3 MJ2812 simplified block diagram

- Buffer Between Differently-Clocked Systems (Short Fast Bursts into Steady Data Stream, and Vice Versa)
- Temporary Storage in Error Removing Systems which use Repeated Transmission
- Buffer Store in Interrupt-Orientated Systems
- Computer-to-Line Printer Buffer

## OPERATING RANGE

Type number	Ambient temperature	V <sub>CC</sub>	Ground
MJ2812/MJ2813	0°C to +70°C	5.0V ±5%	0V
MJ2812M/MJ2813M	-55°C to +125°C	5.0V ±5%	0V

## ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):  
As specified in Operating Range table (above)

## Static Characteristics

Characteristic	Symbol	Value			Units	Conditions
		Min.	Typ.	Max.		
Output high voltage	V <sub>OH</sub>	2.4			V	I <sub>OH</sub> = -0.3mA
Output low voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 1.6mA
Input high voltage	V <sub>IH</sub>	2.5			V	
Input low voltage	V <sub>IL</sub>			0.8	V	
Input leakage current	V <sub>IL</sub>			10	µA	V <sub>IN</sub> = 0V
Input high current	V <sub>IH</sub>			10	µA	V <sub>IN</sub> = 5.25V
V <sub>CC</sub> current	I <sub>CC</sub>		70	114	mA	T <sub>A</sub> = 0°C to +70°C
			70	120	mA	T <sub>A</sub> = -55°C to +125°C

## Switching Characteristics

Characteristic	Symbol	Type	Value			Units	Conditions
			Min.	Typ.	Max.		
Maximum parallel load or dump frequency	f <sub>p</sub>	2812/3 2812M/3M	2.0 1.5			Mhz MHz	
Delay, PL or SL high to IR inactive	t <sub>IR+</sub>	2812/3 2812M/3M	25 20	90 90	200 250	ns ns	
Delay, PL or SL low to IR active	t <sub>IR-</sub>	2812/3 2812M/3M	60 55	140 140	350 400	ns ns	
Minimum PL or PD high time	t <sub>pwH(P)</sub>	All			80	ns	
Minimum PL or PD low time	t <sub>pwL(P)</sub>	All			100	ns	
Minimum SL or SD high time	t <sub>pwH(S)</sub>	All			80	ns	
Minimum SL or SD low time	t <sub>pwL(S)</sub>	All			80	ns	
Data hold time	t <sub>H(D)</sub>	All		130	200	ns	
Data set-up time	t <sub>S(D)</sub>	All			0 0	ns ns	to PL to SL
Delay, PD or SD high to OR low	t <sub>OR+</sub>	2812/3 2812M/3M	45 40	110 110	240 260	ns ns	OE high OE high
Delay, PD or SD low to OR high	t <sub>OR-</sub>	2812/3 2812M/3M	64 60	180 180	400 400	ns ns	DE high DE high
Ripple through time	t <sub>PT</sub>	2812/3 2812M/3M	0.4 0.4	1.0 1.0	2.5 3.0	µs us	FIFO empty FIFO empty
Delay, OR low to data out changing	t <sub>DH</sub>	All	35	90		ns	PD=low
Delay, data out to OR high	t <sub>DA</sub>	All	0	70		ns	PD=high
Minimum reset pulse width	t <sub>MRW</sub>	2812/3 2812M/3M			290 300	ns ns	
Delay, OE low to output off	t <sub>DO</sub>	All			250	ns	
Delay, OE high to output active	t <sub>EO</sub>	All			250	ns	
Delay from PL or SL low to FLAG high or PD or SD low to FLAG low	t <sub>DF</sub>	All			1.0	µs	
Input capacitance	C <sub>I</sub>	All			7	pF	

## NOTES

1. IR is active high on MJ2813 and active low on MJ2812
2. Minimum and maximum delays generally occur at opposite temperature extremes. Devices at approximately the same temperature will have compatible switching characteristics and will drive each other.




Fig. 4 Logic block diagram

## MJ2812 AND MJ2813 FIFO OPERATION

The MJ2812 and MJ2813 FIFO's consist internally of 32 data registers and one 32-bit control register, as shown in the logic block diagram. A '1' in a bit of the control register indicates that a data word is stored in the corresponding data register. A '0' in a bit of the control register indicates that the corresponding data register does not contain valid data. The control register directs the movement of data through the data registers. Whenever the (n)th bit of the control register contains a '1' and the (n+1)th bit contains a '0', then a strobe is generated causing the (n+1)th data register to read the contents of the (n)th data register, simultaneously setting the (n+1)th control register bit and clearing the (n)th control register bit, so that the control strobe moves with the data. In this fashion data in the data register moves down the stack of data registers toward the output as long as there are 'empty' locations ahead of it. The fall through operation stops when the data reaches a register n with a '1' in the (n+1)th control register bit, or the end of the register.

Data is initially loaded from the data inputs by applying a low-to-high transition on the parallel load (PL) input. A '1' is placed in the first control register bit simultaneously. The first control register bit is returned buffered, to the input ready (IR) output, and this pin goes inactive indicating that data has been entered into the first data register and the input is now 'busy', unable to accept more data. When PL next goes low, the fall-through process begins (assuming that at least the second location is empty). The data in the first register is copied into the second, and the first control register bit is cleared. This caused IR to go active, indicating the inputs are available for another data word.

Note: The device will malfunction if a data load is attempted when the inputs are not ready (as indicated by the IR output signals).

The data falling through the register stacks up at the


output end. At the output the last control register bit is buffered and brought out as Output Ready (OR). A high on OR indicates there is a '1' in the last control register bit and therefore there is valid data on the data outputs. A parallel dump command is used to shift the data word out of the FIFO. A low-to-high transition on PD clears the last register bit, causing OR to go LOW, indicating that the data on the outputs may no longer be valid. When PD goes low, the '0' which is now present at the last control register bit allows the data in the next to the last register to move into the last register position and on to the outputs. The '0' in the control register than 'bubbles' back toward the input as the data shifts toward the output.

If the memory is emptied by reading out all the data, then when the last word is being read out and PD goes high, OR will go low as before, but when PD next goes low, there is no data to move into the last location, so OR remains low until more data arrives at the output. Similarly, when the memory is full data written into the first location will not shift into the second when PL goes low, and IR will remain inactive instead of returning to an active state.

The pairs of input and output control signals are designed so that the PD input of one FIFO can be driven by the IR output of another, and the OR output of the first FIFO can drive the PL input of the second, allowing simple expansion of the FIFO to any depth. Wider buffers are formed by allowing parallel rows of FIFO's to operate together.


## ABSOLUTE MAXIMUM RATINGS

Storage temperature	-65°C to +150°C
Temperature (ambient) under bias	-55°C to +125°C
Voltage on any pin w.r.t. ground (OV)	-0.3V to +9V
DC input voltage	-0.3V to +6V



**MJ2812 INPUT TIMING**

When data is steady PL is brought high (1) causing internal data strobe to be generated (2). When data has been loaded, IR goes high (3) and data may be changed (4). IR remains high until PL is brought low (5); then IR goes low (6) indicating new data may be entered.



**MJ2812 OUTPUT TIMING**

When data out is steady (1), OR goes high (2). When PD goes high (3), OR goes low (4). When PD goes low again (5), the output data changes (6) and OR returns high (7).

The input and output timing diagram above illustrate the sequence of control on the MJ2812. Note that PL matches OR and IR matches PD in time, as though the signals were driving each other. The MJ2813 pattern is similar, but IR is active high instead of active low.

Fig. 5 MJ2812 timing diagram

Because the input ready signal is active low on the MJ2812 a peculiarity occurs when several devices are placed end-to-end. When the second unit of two MJ2812's fills up, the data out of the first is not dumped immediately. That is, no shift out command occurs, so that the data last written into the second device remains on the output of the first until an empty location bubbles up from the output. The net effect is that  $n$  MJ2812s connected end-to-end store  $31n+1$  words (instead of  $32n$ ). The MJ2813 stores  $32n$  words in this configuration, because IR is active high and does dump the last word written into the second device:

**Flag Output**

A flag output is available on the MJ2812 and MJ2813 to indicate when the FIFO is approximately half full. Assuming the memory is empty, the flag output will go high within  $1\mu s$  of the 14th word being loaded into the memory (14 high-low transitions on PL or 112 transitions on SL). Assuming a full memory the flag output will go low within  $1\mu s$  of the 20th PD or 160th SD high-low transition, ie. when 13 words remain in the memory.

**Serial Input and Output (MJ2812 Only)**

The MJ2812 also has the ability to read or write serial bit

streams, rather than 8-bit words. The device then works like a 256 by 1-bit FIFO. A serial data stream can be loaded into the device by using the serial load input and applying data to  $D_0$  input.

The SL signal operates just like the PL input, causing IR to go high and low as the bits are entered. The data is simply shifted across the 8-bit input register until 8 bits have been entered; the 8 bits then fall through the register as though they have been loaded in parallel. Following the 8th SL pulse, IR will remain inactive if the FIFO is full.

A corresponding operation occurs on the output, with clock pulses on SD causing successive bits of data to appear on the  $Q_7$  output. OR moves high and low with SD exactly as it does with PD. When 8 bits have been shifted out, the next word appears at the output. If a PD command is applied after the 8 bits on the outputs have been partially shifted out, the remainder of the word is dumped and the new 8-bit word is brought to the output. OR will stay low if the FIFO is empty.

When the serial input or output clock is used, the corresponding parallel control line should be grounded and when the PD or PL controls are used the corresponding serial clocks should be grounded.






Fig. 6 Timing diagram

## OPERATING NOTES

- When the memory is empty the last word read will remain on the outputs until the master reset is strobed or a new data word falls through to the output. However, OR will remain low, indicating data at the output is not valid.
- When the output data changes as a result of a pulse on PD, the OR signal always goes low before there is any change in output data and always stays low until after the new data has appeared on the outputs, so anytime OR is high, there is good, stable data on the outputs.
- If PD is held high while the memory is empty and a word is written into the input, then that word will fall through the memory to the output. OR will go high for one internal cycle (at least  $t_{OR+}$ ) and then will go back low again. The stored word will remain on the outputs. If more words are written into the FIFO, they will line up behind the first word and will not appear on the outputs until PD has been brought low.
- When the master reset is brought low, the control register and the outputs are cleared and the control logic is initial-

ised.  $\overline{IR}$  and OR go low. If PL is high when the master reset goes high then  $\overline{IR}$  will remain in the high state until PL is brought low. If PL is low when the master reset is ended, then  $\overline{IR}$  will be low until PL goes high.

- The output enable pin OE inhibits dump commands while it is low and forces the Q outputs to a high impedance state.
- The serial load and dump lines should not be used for interconnecting two FIFOs. Use the parallel interconnection instead.
- If less than eight bits have been shifted in using the serial load command, a parallel load pulse will destroy the data in the partially filled input register.
- The  $\overline{IR}$  and OR signals are provided to ensure that data is written into, or read out of, the FIFO correctly. If the specified minimum pulse widths for PL, SL, PD or SD are not provided after an  $\overline{IR}$  or OR transition the memory may corrupt and lock out any further data input. The memory should be cleared to restore normal operation.



# MJ2841

## 64-WORD x 4-BIT FIRST-IN FIRST-OUT SERIAL MEMORY

The MJ2841 is an asynchronous first-in first-out memory stack, organized as 64 four-bit words. The device accepts a four bit parallel word  $D_0$ - $D_3$  under control of the shift in (SI) input. Data entered into the FIFO immediately ripples through the device to the outputs  $Q_0$ - $Q_3$ . Up to 64 words may be entered before any words are read from the memory. The stored words line up at the output end in the order in which they were written.

A read command on the shift out input (SO) causes the next to the last word of data to move to the output and all data shifts one place down the stack. Input ready (IR) and output ready (OR) signals act as memory full and memory empty flags and also provide the necessary pulses for inter-connecting FIFO's to obtain deeper stacks.

Parallel expansion to wider words only requires that rows if FIFO's be placed side by side. Reading and writing operations are completely independent, so the device can be used as a buffer between two digital machines operating asynchronously and at widely differing clock rates.

### ABSOLUTE MAXIMUM RATINGS

Storage temperature	-55°C to +125°C
Ambient operating temperature	-10°C to +85°C
Lead temperature (soldering, 10s max.)	330°C
Voltage on any pin with respect to ground	-0.3V to +7V




Fig.2 Block diagram




Fig.1 Pin connections (top view)

### FEATURES

- Single 5V Supply
- 1.75MHz Guaranteed Data Rate (Typically 4MHz)
- Pin Compatible with AM2841/Fairchild 3341
- Asynchronous Buffer For Up To 64 Four Bit Words
- Easily Expandable To Larger Buffers

### MJ2841 FIFO OPERATION

The MJ2841 FIFO consists internally of 64 four-bit data registers and one 64-bit control register, as shown in the logic block diagram. A '1' in a bit of the control register indicates that a four-bit data word is stored in the corresponding data register. A '0' in a bit of the control register indicates that the corresponding data register does not contain valid data. The control register directs the movement of data through the data registers. Whenever the  $n$ th bit of control register contains a '1' and the  $(n+1)$ th bit contains a '0', then a strobe is generated causing the  $(n+1)$ th data register to read the contents of the  $n$ th data register, simultaneously setting the  $(n+1)$ th control register bit, so that the control flag moves with the data. In this fashion, data in the data register moves down the stack of data registers toward the output as long as there are 'empty' locations ahead of it. The fall through operation stops when the data reaches a register  $n$  with a '1' in the  $(n+1)$ th control register bit, or the end of the register.

Data is initially loaded from the four data inputs  $D_0$ - $D_3$  by applying a low to high transition on the shift in (SI) input. A '1' is placed in the first control register bit simultaneously. The first control register bit is returned, buffered, to the input ready (IR) output, and this pin goes low indicating that data has been entered into the first data register and

the input is now 'busy' unable to accept more data. When SI next goes low the fall-through process begins, (assuming that at least the second location is empty). The data in the first register is copied into the second and the first control register bit is cleared. This causes IR to go high indicating the inputs are available for another data word.

The data falling through the register stacks up at the output end. At the output the last control register bit is buffered and brought out as Output ready (OR). A high-on OR indicates there is a '1' in the last control register bit and therefore there is valid data on the four data outputs Q<sub>0</sub>-Q<sub>3</sub>. An input signal, shift out (SO) is used to shift the data out of the FIFO. A low to high transition on SO clears the last register bit, causing OR to go low, indicating that the data on the outputs may no longer be valid. When SO goes low, the '0' which is now present at the last register allows the data in the next to last register position to move into the last register position and on to the outputs. The '0' in the control register then 'bubbles' back towards the input as

the data shifts towards the output.

If the memory is emptied by reading out all the data, then when the last word is being read out and SO goes high, OR will go low as before, but when SO next goes low, there is no data to move into the last location so OR remains low until more data arrives at the output. Similarly, when the memory is full, data written into the first location will not shift into the second when SI goes low, and IR will remain low instead of returning to a high state.

The pairs of input and output control signals are designed so that the SO input of one FIFO can be driven by the IR output of another, and the OR output of the first FIFO can drive the SI input of the second, allowing simple expansion of the FIFO to any depth. Wider buffers are formed by allowing parallel rows of FIFO's to operate together.

An over-riding master reset ( $\overline{MR}$ ) is used to reset all control register bits and remove the data from the output (i.e. reset the outputs to all low).

**ELECTRICAL CHARACTERISTICS**

**Test conditions (unless otherwise stated):**

Supply voltage (V<sub>CC</sub>) = +5V ± 5%, T<sub>amb</sub> = 0°C to +70°C

Typical Values at V<sub>CC</sub> = 5V and T<sub>amb</sub> = +25°C


All voltages with respect to ground

**Static Characteristics**

Characteristic	Symbol	Value			Units	Conditions
		Min.	Typ.	Max.		
O/P high voltage	V <sub>OH</sub>	2.7	3.2		V	I <sub>OH</sub> = -0.2mA I <sub>OL</sub> = 2mA  V <sub>IN</sub> = 0V or 5V
O/P low voltage	V <sub>OL</sub>		0.2	0.5	V	
I/P high level	V <sub>IH</sub>	2.5			V	
I/P low level	V <sub>IL</sub>			0.8	V	
I/P leakage current	I <sub>IL</sub>	-5		+10	µA	
Supply current	I <sub>CC</sub>		50	81	mA	

**Switching Characteristics**

Characteristic	Symbol	Value			Units	Conditions
		Min.	Typ.	Max.		
Max. SI or SO frequency	f <sub>MAX</sub>	1.75	4.4		MHz	FIFO empty SO = low  SO = high Any pin
Delay, SI high to IR low	t <sub>IR+</sub>		50	120	ns	
Delay, SI low to IR high	t <sub>IR-</sub>		80	200	ns	
Min. time SI and IR both high	t <sub>OV+</sub>		<25	45	ns	
Min. time SI and IR both low	t <sub>OV-</sub>		<25	45	ns	
Data release time	t <sub>DSI</sub>		45	110	ns	
Data set-up time	t <sub>DD</sub>		45	110	ns	
Delay, SO high to OR low	t <sub>OR+</sub>		80	190	ns	
Delay, SO low to OR high	t <sub>OR-</sub>		120	290	ns	
Ripple through time	t <sub>PT</sub>		2.5	7	µs	
Delay, OR low to data out	t <sub>DH</sub>	50	85		ns	
Min. reset pulse width	t <sub>MRW</sub>		20	50	ns	
Delay, data out to OR high	t <sub>DA</sub>	0	35		ns	
Input capacitance	Cl			7	pF	



**KEY TO TIMING DIAGRAM**

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DONT CARE ANY CHANGE PERMITTED	CHANGING STATE UNKNOWN

Fig.3 Timing diagram




Fig.4 Logic block diagram

**OPERATING NOTES**

1. When the memory is empty the last word read will remain on the outputs until the master reset is strobed or a new data word falls through to the output. However OR will remain low, indicating data at the output is not valid.
2. When the output data changes as a result of a pulse on SO, the OR signal always goes low before there is any change in output data and always stays low until after the new data has appeared on the outputs, so anytime OR is high, there is good, stable data on the outputs.
3. If SO is held high while the memory is empty and a word is written into the input, then that word will fall through the memory to the output. OR will go high for one internal cycle (at least  $t_{OR+}$ ) and then will go back to low again. The stored word will remain on the outputs. If more words are written into the FIFO, they will line up behind the first word and will not appear on the outputs until SO has been brought low.
4. When the master reset is brought low, the control register and the outputs are cleared. IR goes high and OR goes low. If SI is high when the master reset goes high then the data on the inputs will be written into the memory and IR will return to the low state until SI is brought low. If SI is low when the master reset is ended, the IR will go high, but the data on the inputs will not enter the memory until SI goes high.

Advance information is issued to advise Customers of new additions to the Plessey Semiconductors range which, nevertheless, still have 'pre-production' status. Details given may, therefore, change without notice although we would expect this performance data to be representative of 'full production' status product in most cases. Please contact your local Plessey Semiconductors Sales Office for details of current status.

# MV21SC14

## 1024 x 4 BIT STATIC RAM

The MV21SC14 is a high speed, low power 4096-bit Static Random Access Memory, organised as 1024 words by 4-bits and fabricated with the ISO-CMOS process. It is a fully static device requiring neither clocks nor refresh circuitry. Bus-oriented systems are easily configured utilising its common I/O with 3-state outputs.

Whilst CS is high (Logic '1') and all inputs are within 200mV of V<sub>ss</sub> or V<sub>cc</sub> the device remains in a low power standby mode, with I<sub>cc</sub> typically 10uA and data retained with V<sub>cc</sub> down to 2V.

### FEATURES

- Replacement for 2114L, 2148,  $\mu$ PD444
- Fast Access Time (200-300ns)
- Fully Static Memory - no Clock or Strobe
- Low Operating Power (100mW)
- Low Standby Power (30 $\mu$ W)
- Common I/O with 3-State Outputs
- Fully TTL-Compatible
- 2V Standby Operation for Battery Backup
- Operating Voltage Range 3V to 7V
- Supplied in 18-pin Ceramic DIL (DG) and Ceramic Sidebraced DIL (DC) packages
- Speed Selections: 300ns(-1) 250ns(-2) 200ns(-3)




Fig.1 Pin connections (top view)

### PIN NAMES

A <sub>0</sub> -A <sub>9</sub>	Address inputs
WE	Write Enable
CS	Chip Select
I/O <sub>1</sub> -I/O <sub>4</sub>	Data Input/Output
V <sub>cc</sub>	Positive supply
V <sub>ss</sub> /GND	Ground




Fig.2 Block diagram

## RECOMMENDED OPERATING CONDITIONS

Characteristic	Symbol	Value			Unit
		Min.	Typ.	Max.	
Supply voltage	V <sub>CC</sub>	3	5	7	V
High level output current	I <sub>OH</sub>		-10		mA
Low level output current	I <sub>OL</sub>		10		mA
Operating free-air temperature	T <sub>amb</sub>	0		70	°C

Note 1. Voltage values are with respect to V<sub>SS</sub>/GND.

## ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):

T<sub>amb</sub> = 0°C to +70°C V<sub>CC</sub> = +4.75V to +5.25V

Characteristic	Symbol	Value			Unit	Test Conditions
		Min.	Typ.	Max.		
Operating supply voltage range	V <sub>CC</sub>	3.0	5.0	7.0	V	$\overline{CS} = V_{IL}, V_{IN} = V_{IH}$ , outputs O/C $V_{IN} = GND$ or $V_{CC}, f = 2MHz$ , duty 50% $\overline{CS} = V_{CC}, V_{IN} = GND$ or $V_{CC}$  $I_{OH} = -400\mu A$ $I_{OL} = 2.0mA$ $V_{IN} = GND$ to $V_{CC}$ $\overline{CS} = V_{IH}, V_{OUT} = GND$ to $V_{CC}$ $V_{IN} = 0V, f = 1MHz$ $V_{OUT} = 0V, f = 1MHz$
Standby supply voltage range	V <sub>CC</sub>	2.0		7.0	V	
Operating supply current	I <sub>CC</sub>		24		mA	
Average operating supply current	I <sub>CCA</sub>		10		mA	
Standby supply current	I <sub>CCS</sub>		10		μA	
High level input voltage	V <sub>IH</sub>	2.0			V	
Low level input voltage	V <sub>IL</sub>			0.8	V	
High level output voltage	V <sub>OH</sub>	2.4			V	
Low level output voltage	V <sub>OL</sub>			0.4	V	
Input leakage current	I <sub>LI</sub>	-10		10	μA	
Output leakage current	I <sub>LO</sub>	-10		10	μA	
Input capacitance	C <sub>IN</sub>		5		pF	
Output capacitance	C <sub>OUT</sub>		10		pF	

Note 2. All Typical values at T<sub>amb</sub> = 25°C, V<sub>CC</sub> = 5V.

## SWITCHING CHARACTERISTICS

Test conditions (unless otherwise stated):

T<sub>amb</sub> = 0°C to +70°C, V<sub>CC</sub> = +4.75V to +5.25V, Output Load = 1 TTL gate and 100pF

Characteristic	Symbol	MV21SC14-1		MV21SC14-2		MV21SC14-3		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>Read Cycle</b>								
Read cycle time ( $\overline{WE} = V_{IH}$ )	t <sub>RC</sub>	300		250		200		ns
Access time	t <sub>A</sub>		300		250		200	ns
Chip Select to Output Valid	t <sub>CO</sub>		300		250		200	ns
Chip Select to Output Active	t <sub>COA</sub>	20		20		20		ns
Chip Select to Output Three-State	t <sub>CO3T</sub>		80		70		60	ns
Output Hold from Address Change	t <sub>OHA</sub>	50		40		30		ns
<b>Write Cycle</b>								
Write cycle time	t <sub>WC</sub>	300		250		200		ns
Address to Write Set-up time	t <sub>AW</sub>	0		0		0		ns
Write pulse width	t <sub>WP</sub>	230		210		180		ns
Write recovery time	t <sub>WR</sub>	0		0		0		ns
Data Set-up time	t <sub>DS</sub>	150		140		120		ns
Data Hold time	t <sub>DH</sub>	0		0		0		ns
Write Enable to Output Three-State	t <sub>WOT</sub>		80		70		60	ns



**ABSOLUTE MAXIMUM RATINGS**

The absolute maximum ratings are limiting values above which life may be shortened or specified parameters may be degraded.

Parameter	Symbol	Limit	Unit
Supply voltage	$V_{cc}$	-0.5 to 7.0	V
Input voltage	$V_i$	-0.3 to $V_{cc} + 0.3$	V
Output current per O/P	$I_o$	$\pm 20$	mA
Storage temperature	$T_s$	-65 to 150	$^{\circ}C$
Operating temperature	$T_{amb}$	-40 to +85	$^{\circ}C$
Package power dissipation	P	450	mW




Fig.3 Switching time waveforms - Read cycle




Fig.4 Switching time waveforms - Write cycle



Advance information is issued to advise Customers of new additions to the Plessey Semiconductors range which, nevertheless, still have 'pre-production' status. Details given may, therefore, change without notice although we would expect this performance data to be representative of 'full production' status product in most cases. Please contact your local Plessey Semiconductors Sales Office for details of current status.

# MV23SC16

2048 x 8 ROM

The MV23SC16 is a high speed, low power 16384-bit Static Read-Only Memory, organised 2048 words by 8-bits and fabricated with the ISO-CMOS process.

A manufacturing mask stage, defined by the user, programs the 16384-bit non-volatile memory array and true/inverse polarity on each of the three chip select inputs CS1, CS2 and CS3. Bus-oriented systems are easily configured using the three-state outputs. In system development a standard EPROM (eg 2716) may be used and subsequently replaced by the MV23SC16 to minimise power supply requirements and production costs.

### FEATURES

- Pin-Compatible with 2316/2716
- Fast Access Time (350ns)
- Fully Static - no Clock or Strobe
- Low Operating Power (100mW)
- Low Standby Power (100µW)
- Three Programmable Chip Selects
- Three-State Outputs
- Fully TTL-Compatible
- Operating Voltage Range 3V to 7V
- Supplied in 24-pin Ceramic DIL (DG) Package




Fig.1 Pin connections (top view)

### PIN NAMES

A <sub>0</sub> -A <sub>10</sub>	Address inputs
D <sub>0</sub> -D <sub>7</sub>	Data outputs
CS <sub>1</sub> -CS <sub>3</sub>	Programmable chip select inputs
V <sub>CC</sub>	Positive supply voltage
V <sub>SS</sub> /GND	Ground




Fig.2 Block diagram

## RECOMMENDED OPERATING CONDITIONS

Characteristic	Symbol	Value			Unit
		Min.	Typ.	Max.	
Supply voltage	V <sub>CC</sub>	3	5	7	V
High level output current	I <sub>OH</sub>		-10		mA
Low level output current	I <sub>OL</sub>		10		mA
Operating free-air temperature	T <sub>amb</sub>	0		70	°C

Note 1. Voltage values are with respect to V<sub>SS</sub>/GND.

## ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):

T<sub>amb</sub> = 0°C to +70°C V<sub>CC</sub> = +4.75V to +5.25V

Characteristic	Symbol	Value			Unit	Test Conditions
		Min.	Typ.	Max.		
Operating supply voltage range	V <sub>CC</sub>	3.0	5.0	7.0	V	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , outputs O/C V <sub>IN</sub> = GND or V <sub>CC</sub> , f = 1MHz, duty 50% Deselected, V <sub>IN</sub> = GND or V <sub>CC</sub>
Operating supply current	I <sub>CC</sub>		24		mA	
Average operating supply current	I <sub>CCA</sub>		10		mA	
Standby supply current	I <sub>CCS</sub>		20		μA	
High level input voltage	V <sub>IH</sub>	2.0			V	
Low level input voltage	V <sub>IL</sub>			0.8	V	
High level output voltage	V <sub>OH</sub>	2.4			V	
Low level output voltage	V <sub>OL</sub>			0.4	V	
Input leakage current	I <sub>LI</sub>	-10		10	μA	
Output leakage current	I <sub>LO</sub>	-10		10	μA	
Input capacitance	C <sub>IN</sub>		5		pF	V <sub>IN</sub> = 0V, f = 1MHz V <sub>OUT</sub> = 0V, f = 1MHz
Output capacitance	C <sub>OUT</sub>		10		pF	

Note 2. All Typical values at T<sub>amb</sub> = 25°C, V<sub>CC</sub> = 5V.

## SWITCHING CHARACTERISTICS

Test conditions (unless otherwise stated):

T<sub>amb</sub> = 0°C to +70°C, V<sub>CC</sub> = +4.75V to +5.25V, Output Load = 1 TTL Gate and 100pF

Characteristic	Symbol	Value			Unit
		Min.	Typ.	Max.	
Chip Select access time	t <sub>CS</sub>			150	ns
Data Hold time from Deselect	t <sub>DF</sub>	10		100	ns
Address access time	t <sub>A</sub>			350	ns
Data Hold time from address change	t <sub>DH</sub>	10			ns




Fig.3 Switching time waveforms

### ABSOLUTE MAXIMUM RATINGS

The absolute maximum ratings are limiting values above which life may be shortened or specified parameters may be degraded.

Parameter	Symbol	Limit	Unit
Supply voltage	$V_{cc}$	-0.5 to 7.0	V
Input voltage	$V_i$	-0.3 to $V_{cc} + 0.3$	V
Output current per O/P	$I_o$	$\pm 20$	mA
Storage temperature	$T_s$	-65 to 150	$^{\circ}\text{C}$
Operating temperature	$T_{amb}$	-40 to +85	$^{\circ}\text{C}$
Package power dissipation	P	450	mW

**CUSTOM PROGRAMMING**

Both the 16384-bit ROM content and the Active Logic Polarity for each of Chip Selects CS1, CS2 and CS3 must be specified during manufacture of the MV23SC16 ROM.

**Customer Definition of ROM Content**

Plessey Semiconductors prefers the following:

- (a) Customer-programmed 2K x 8 EPROM/EEPROM 24 pin devices, supplied in duplicate. (eg 2516, 2716, 48016, 2816)
- (b) 2316 ROM device
- (c) As (a) but unambiguously labelled pairs of 1K x 8 devices. (eg 2708, 2758, 3008, 27C58)

The following is also acceptable:

Magnetic Tape - 9 track 800 or 1600 bpi with data in the Motorola/AMI ASCII Hexadecimal Record (S-code) format. Maximum byte count per record of nineteen (hex 13), corresponding to a maximum of sixteen (hex 10) data bytes per record, is preferred, but not essential.

**Customer Definition of Chip Select Polarity**

The customer should specify, by letter carrying authorising signature and management function, or on an official purchase order, the following:

<b>Pin Number</b>	<b>20</b>	<b>18</b>	<b>21</b>
<b>CHIP SELECT</b>	<b>CS1</b>	<b>CS2</b>	<b>CS3</b>
Active HIGH or LOW with respect to V <sub>ss</sub> /GND			

Plessey Semiconductors will add a unique suffix to the MV23SC16 designation when coding the packaged device, eg MV23SC16-012

Advance information is issued to advise Customers of new additions to the Plessey Semiconductors range which, nevertheless, still have 'pre-production' status. Details given may, therefore, change without notice although we would expect this performance data to be representative of 'full production' status product in most cases. Please contact your local Plessey Semiconductors Sales Office for details of current status.

## MV41SC04

### QUAD LOW VOLTAGE TO HIGH VOLTAGE TRANSLATOR WITH 3-STATE OUTPUTS

The MV41SC04 Quad Low Voltage to High Voltage Translator with 3-state outputs is designed to interface low voltage circuits to high voltage circuits, such as 5 Volt CMOS, NMOS or TTL to 12 Volt CMOS. It provides 4 Data Inputs ( $I_0$ - $I_3$ ), an active HIGH Output Enable Input (OE), 4 Data Outputs ( $Z_0$ - $Z_3$ ) and their complements ( $\bar{Z}_0$ - $\bar{Z}_3$ ). With the Enable HIGH, the Outputs are either HIGH or LOW as determined by the Data inputs; with the Output enable LOW, all the Outputs are in the high impedance 'OFF' state.

The device uses a common negative supply ( $V_{SS}$ ) and separate positive supplies, inputs ( $V_{DDI}$ ) and output ( $V_{DDO}$ ).  $V_{DDI}$  must always be less than or equal to  $V_{DDO}$ , even during power turn-on and turn-off. The input signals may be driven from any potential between  $V_{DDO}$  and  $V_{SS}$  without regard to current limiting. When driving from potentials greater than  $V_{DDO}$  or less than  $V_{SS}$ , the current at each input must be limited to 10mA.

When used in a bus organized system all MV41SC04 devices on the same bus line should be connected to the same  $V_{DDO}$  and  $V_{SS}$  supplies.

The device is available in the 16-pin ceramic DIL (DG) package.




Fig.1 Pin connections (top view)

#### FEATURES

- Pin-for-Pin Compatible with Fairchild F4104/34104
- No Latch-up Problems
- 3-State Fully Buffered Outputs
- Bus-Orientated Translator/Drivers
- Dual Power Supply Inputs
- High Speed Performance

Pin Names	Function
$I_0$ , $I_3$	Data Inputs
OE	Active HIGH enable
$Z_0$ , $Z_3$	3-State data outputs
$Z_0$ , $Z_3$	3-State complementary data outputs
$V_{DDO}$ , $V_{DDI}$	Positive supply voltages
$V_{SS}/GND$	System ground




Fig.2 Typical supply voltage region of operation

#### RECOMMENDED OPERATING CONDITIONS

All voltages are with respect to  $V_{SS}/GND$ .

Characteristic	Symbol	Value			Unit
		Min.	Typ.	Max.	
Supply voltage	$V_{DDO}$	3		12	V
Supply voltage	$V_{DDI}$	3		$V_{DDO}$	V
Low level output current	$I_{OL}$		24		mA
High level output current	$I_{OH}$		-24		mA
Operating temperature	$T_{amb}$	0		70	$^{\circ}C$

DC ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):

$V_{DD0} = V_{DD1}$  as shown,  $V_{SS}/GND = 0V$   
 $T_{amb} \text{ MIN} = 0^{\circ}C$   $T_{amb} \text{ MAX} = +70^{\circ}C$

SYMBOL	PARAMETER	LIMIT						UNIT	TEMP $T_{amb}$	TEST CONDITIONS
		$V_{DD01} = 5V$			$V_{DD01} = 10V$					
		MIN	TYP	MAX	MIN	TYP	MAX			
$V_{IH}$	Input HIGH Voltage	3.5		*	7.0		*	V	All	Guaranteed Input HIGH Voltage
$V_{IL}$	Input LOW Voltage	**		1.5	**		3.0	V	All	Guaranteed Input LOW voltage
$V_{OH}$	Output HIGH Voltage	4.99			9.99			V	MIN, 25°C	$I_{OH} = 0 \text{ mA}$ Note 1
		4.95			9.95				MAX	
$V_{OL}$	Output LOW Voltage	4.0			9.0			V	All	$I_{OL} = 0 \text{ mA}$ Note 2
$I_{OH}$	Output HIGH Current			0.01			0.01	mA	MIN, 25°C	$V_{OH} = 0 \text{ mA}$ Note 1
				0.05			0.05		MAX	
$I_{OL}$	Output LOW Current			0.5			1.0	mA	All	$I_{OL} = 0 \text{ mA}$ Note 2
$I_i$	Input Current			0.1			0.1	$\mu A$	25°C	Lead Under Test at 0 V or $V_{DD0}$ . All Other Inputs Simultaneously at 0 V or $V_{DD0}$
$I_{OH}$	Output HIGH Current	-1.5						mA	MIN, 25°C	$V_{OH} = 2.5 \text{ V}$ for $V_{DD0} = 5V$ Note 1
		-1.0							MAX	
$I_{OL}$	Output LOW Current	-0.7			-1.4			mA	MIN, 25°C	$V_{OH} = V_{DD0} - 0.5 \text{ V}$ Note 2
		-0.4			-0.8				MAX	
$I_{OL}$	Output LOW Current	1.0			2.6			mA	MIN	$V_{OH} = 0.4 \text{ V}$ for $V_{DD0} = 5 \text{ V}$ $V_{OH} = 0.5 \text{ V}$ for $V_{DD0} = 10 \text{ V}$ Note 1
		0.8			2.0				MAX	
$I_{OZH}$ Note 3	Output OFF Current HIGH			0.5			1.0	$\mu A$	MIN, 25°C	Output Returned to $V_{DD0}$ , OE = $V_{SS}$
				30			60		MAX	
$I_{OZL}$ Note 3	Output OFF Current LOW			-0.5			-1.0	$\mu A$	MIN, 25°C	Output Returned to $V_{SS}$ , OE = $V_{SS}$
				-30			-60		MAX	
$I_{DD}$	Quiescent Power Supply Current			50			100	$\mu A$	MIN, 25°C	All Inputs Common and at 0 V or $V_{DD1}$
				700			1400		MAX	

\* $V_{IH}$  must be less than or equal to  $V_{DD0}$ . If  $V_{IH}$  is greater than  $V_{DD0}$ , current at each input must be limited to 10 mA.

\*\* $V_{IL}$  must be greater than or equal to  $V_{SS}$ . If  $V_{IL}$  is less than  $V_{SS}$ , current at each input must be limited to 10 mA.

Notes:

1. Inputs at 0 V or  $V_{DD0}$  per function.
2. Inputs at 0.3  $V_{DD0}$  or 0.7  $V_{DD0}$  per function.




Fig.3 Output enable time ( $t_{pZH}$ ) and output disable time ( $t_{pHZ}$ )




Fig.4 Output enable time ( $t_{pZL}$ ) and output disable time ( $t_{pZL}$ )



**SWITCHING CHARACTERISTICS**

Test conditions (unless otherwise stated):  
 $V_{DDI} = 5V$ ,  $V_{DDO}$  as shown,  $T_{amb} = 25^{\circ}C$

SYMBOL	PARAMETER	LIMIT						UNIT	TEST CONDITIONS
		$V_{DDO}=5V$			$V_{DDO}=10V$				
		MIN	TYP	MAX	MIN	TYP	MAX		
$t_{PLH}$ $t_{PHL}$	Propagation Delay, $I_n$ to $Z_n$ or $\bar{Z}_n$		135 135			75 75		ns ns	$C_L = 15\text{ pF}$ Input Transition Times < 20 ns
$t_{PEH}$ $t_{PEL}$	Output Enable Time		190 185			95 90		ns ns	
$t_{PZH}$ $t_{PZL}$	Output Disable Time		100 100			75 70		ns ns	
$t_{TLH}$ $t_{THL}$	Output Transition Time		30 30			18 18		ns ns	
$t_{PLH}$ $t_{PHL}$	Propagation Delay, $I_n$ to $Z_n$ or $\bar{Z}_n$		160 160			85 85		ns ns	
$t_{PEH}$ $t_{PEL}$	Output Enable Time		200 200			100 100		ns ns	$R_L = 1\text{ k}\Omega$ to $V_{SS}$ $R_L = 1\text{ k}\Omega$ to $V_{DDO}$
$t_{PZH}$ $t_{PZL}$	Output Disable Time		115 110			80 80		ns ns	
$t_{TLH}$ $t_{THL}$	Output Transition Time		60 60			30 30		ns ns	




Fig.5 MV41SC04 typical application block diagram

**ABSOLUTE MAXIMUM RATINGS**

Supply voltage, $V_{DDO}$	: -0.5V to 12V
Supply voltage, $V_{DDI}$	: $-0.5V \leq V_{DDO}$
Voltage at any input, $V_{IN}$	: -0.3V to $V_{DDO} + 0.3V$
Current into any input, $I_{IN}$	: $\pm 10$ mA
Operating temperature, $T_{amb}$	: -40 to +85°C
Storage temperature, $T_{stg}$	: -65 to +150°C

Advance information is issued to advise Customers of new additions to the Plessey Semiconductors range which, nevertheless, still have 'pre-production' status. Details given may, therefore, change without notice although we would expect this performance data to be representative of 'full production' status product in most cases. Please contact your local Plessey Semiconductors Sales Office for details of current status.

## MV4311 MV4368 MV4511

### LATCHED 7-SEGMENT DECODER/DRIVERS

The MV4311, MV4368 and MV4511 are latched 7-Segment Decoder/Drivers fabricated with the Metal Gate CMOS Process and feature Bipolar NPN output stages sourcing well in excess of 20mA per segment output. Therefore current limiting resistors (e.g. 150-270 ohms) should be utilised when direct driving LED displays.

Latches on the four Address (Data) inputs (A,B,C,D) are controlled by Latch Enable (LE). When LE is low the output state is determined by the input data (Fallthrough). When LE is taken high that data at the inputs satisfying the setup time is stored in the latches and the outputs remain stable (Latch enabled). The high impedance of the data inputs permits direct multiplexed drive from MOS devices without need for additional drivers.

The MV4511 contains a BCD-to-7-segment decoder which blanks the outputs (all low) on input codes 10 through 15. The MV4311 and MV4368 contain a Hexadecimal-to-7-segment decoder producing numeric output 0 through 9 and alpha output, using mixed upper and lower case, A through F, as shown in Fig. 2.

The MV4311 and MV4511 also include Lamp Test ( $\overline{LT}$ ) and Blanking ( $\overline{BI}$ ) inputs used respectively to test the display, or turn off or pulse modulate the display brightness. On the MV4368 these inputs are replaced by  $\overline{RBI}$  and  $\overline{RBO}$ , providing automatic blanking of leading or trailing zeroes in a multidigit display. An example of leading zero suppression is shown in Fig. 8(a), and trailing zero suppression in Fig. 8(b). The  $\overline{RBO}$  pin can also be wired-ORed with the output of a suitable buffer to realise pulse modulation of display brightness, as shown in Fig. 7.




Fig.1 Connection diagrams (top view)

#### FEATURES

- MV4511 Compatible with 14511/4511
- MV4311 Provides 4511 Features with Hex Output
- MV4368 Second Source to TTL 9368
- Pinouts Comparable with many other Devices
- 3V to 18V Operation
- High Speed Input Latches
- Hexadecimal Decoding (MV4311/MV4368)
- Cascadable Ripple Blanking (MV4368)
- Guaranteed 20mA Output
- Supplied in 16 Pin DIL Plastic (DP) Package

#### PIN NAMES

A,B,C,D	Address (Data) inputs
LE	Latch Enable input
$\overline{BI}$	Blanking Input
$\overline{LT}$	Lamp Test input
$\overline{RBI}$	Ripple Blanking Input
$\overline{RBO}$	Ripple Blanking Output
a,b,c,d,e,f,g	Segment outputs
$V_{DD}$	Positive supply
$V_{SS}$	Ground




Fig.2 Display formats

**ELECTRICAL CHARACTERISTICS**

Test conditions (unless otherwise stated):

T<sub>amb</sub> = 0°C to +70°C, typ. values at T<sub>amb</sub> = +25°C

Characteristic	Symbol	V <sub>DD</sub> (V)	Value			Unit	Conditions
			Min.	Typ.	Max.		
Input high voltage	V <sub>IH</sub>	5.0	3.5	2.75		V	V <sub>O</sub> = 1.5V or 3.5V V <sub>O</sub> = 3.0V or 7.0V V <sub>O</sub> = 4.5V or 10.5V
		10.0	7.0	5.50			
		15.0		8.25			
Input low voltage	V <sub>IL</sub>	5.0		2.25	1.5	V	V <sub>O</sub> = 1.5V or 3.5V V <sub>O</sub> = 3.0V or 7.0V V <sub>O</sub> = 4.5V or 10.5V
		10.0		4.50	3.0		
		15.0		6.75			
Input leakage current	I <sub>IN</sub>				±1.0	µA	V <sub>IN</sub> = V <sub>SS</sub> to V <sub>DD</sub>
Output low $\overline{RBO}$	V <sub>OL</sub>	5.0		0.25	0.4	V	I <sub>OL</sub> = 0.4mA I <sub>OL</sub> = 0.8mA I <sub>OL</sub> = 2.4mA
		10.0			0.5		
		15.0			1.5		
Output high $\overline{RBO}$	V <sub>OH</sub>	5.0	4.5			V	I <sub>OH</sub> = -150µA I <sub>OH</sub> = -350µA I <sub>OH</sub> = -1100µA
		10.0	9.5				
		15.0	13.5				
Output drive voltage segment outputs	V <sub>OH</sub>	5.0	4.00	4.57		V	I <sub>OH</sub> = 0mA I <sub>OH</sub> = -10mA I <sub>OH</sub> = -20mA
			3.50	4.12			
			2.80	3.75			
		10.0	9.00	9.56		V	I <sub>OH</sub> = 0mA I <sub>OH</sub> = -10mA I <sub>OH</sub> = -20mA
			8.65	9.17			
			8.10	8.90			
		15.0		14.59		V	I <sub>OH</sub> = 0mA I <sub>OH</sub> = -10mA I <sub>OH</sub> = -20mA
				14.18			
				13.95			
Output drive voltage segment outputs	V <sub>OL</sub>	5.0			0.4	V	I <sub>OL</sub> = 0.35mA I <sub>OL</sub> = 0.90mA I <sub>OL</sub> = 2.4mA
		10.0			0.5		
		15.0			1.5		
Quiescent current	I <sub>DD</sub>	5.0			150	µA	} All inputs at V <sub>SS</sub> or V <sub>DD</sub>
		10.0			300		
		15.0			600		

**SWITCHING CHARACTERISTICS (Fig. 6)**

Test conditions (unless otherwise stated):

T<sub>amb</sub> = 25°C, C<sub>L</sub> = 50pF

Characteristic	Symbol	V <sub>DD</sub> (V)	Value			Unit	Conditions
			Min.	Typ.	Max.		
Output rise time	t <sub>r</sub>	5.0		40	250	ns	
		10.0		30	160		
		15.0		18			
Output fall time	t <sub>f</sub>	5.0		200		ns	
		10.0		160			
		15.0		100			
Data propagation delay time	t <sub>pLH</sub>	5.0		640	2250	ns	
		10.0		250	900		
		15.0		175			
	t <sub>pHL</sub>	5.0		720	2250	ns	
		10.0		290	900		
		15.0		195			
Blank propagation delay time	t <sub>pLH</sub>	5.0		320	1500	ns	
		10.0		130	600		
		15.0		100			
	t <sub>pHL</sub>	5.0		485	1500	ns	
		10.0		200	600		
		15.0		160			
Lamp test propagation delay time	t <sub>pLH</sub>	5.0		290	940	ns	
		10.0		125	375		
		15.0		85			
	t <sub>pHL</sub>	5.0		290	940	ns	
		10.0		120	375		
		15.0		90			

SWITCHING CHARACTERISTICS (CONT.)

Characteristic	Symbol	V <sub>DD</sub> (V)	Value			Unit	Conditions
			Min.	Typ.	Max.		
Setup time	t <sub>SETUP</sub>	5.0	270	90		ns	
		10.0	114	38			
		15.0		20			
Hold time	t <sub>HOLD</sub>	5.0	0	-90		ns	
		10.0	0	-38			
		15.0		-20			
Latch enable pulse width	PW <sub>LE</sub>	5.0	780	260		ns	
		10.0	330	110			
		15.0		65			





Fig.3 Block diagrams


Inputs					MV4311 Outputs							Display	MV4511 Outputs							Display		
LE	B	D	C	A	a	b	c	d	e	f	g		a	b	c	d	e	f	g			
H	H	H	X	X	X	X	STABLE							STABLE	STABLE							STABLE
X	L	H	X	X	X	X	L	L	L	L	L	L	L	L	L	L	L	L	L	L	BLANK	
X	X	L	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	8	
L	H	H	L	L	L	L	H	H	H	H	H	L	L	L	L	L	L	L	L	L	0	
L	H	H	L	L	L	H	L	H	H	L	L	L	L	L	L	L	L	L	L	L	1	
L	H	H	L	L	L	H	H	L	H	H	L	H	L	L	L	L	L	L	L	L	2	
L	H	H	L	L	H	H	H	H	L	L	H	L	H	L	L	L	L	L	L	L	3	
L	H	H	L	L	H	L	L	H	L	L	H	H	L	L	L	L	L	L	L	L	4	
L	H	H	L	H	L	H	L	H	H	L	H	H	L	L	L	L	L	L	L	L	5	
L	H	H	L	H	L	H	L	H	H	H	H	H	L	L	L	L	L	L	L	L	6	
L	H	H	L	H	H	H	H	H	L	L	L	L	L	L	L	L	L	L	L	L	7	
L	H	H	H	L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	8	
L	H	H	H	L	L	H	H	H	H	L	H	H	L	L	L	L	L	L	L	L	9	
L	H	H	H	L	L	H	H	H	L	H	H	H	L	L	L	L	L	L	L	L	BLANK	
L	H	H	H	L	L	H	L	H	H	H	H	H	L	L	L	L	L	L	L	L	BLANK	
L	H	H	H	H	L	L	H	L	L	H	H	H	L	L	L	L	L	L	L	L	BLANK	
L	H	H	H	H	L	L	H	L	L	H	H	H	L	L	L	L	L	L	L	L	BLANK	
L	H	H	H	H	L	L	H	L	L	H	H	H	L	L	L	L	L	L	L	L	BLANK	
L	H	H	H	H	L	L	H	L	L	H	H	H	L	L	L	L	L	L	L	L	BLANK	



Definition	Inputs	Outputs
H	HIGH voltage level	Sourcing current
L	LOW voltage level	Output is 'off'
X	Don't care	

Fig.4 MV4311 & MV4511 Truth tables

Inputs					MV4368 Outputs								Display	
LE	RBI	D	C	A	a	b	c	d	e	f	g	RBO		
H	X	X	X	X	STABLE								H	STABLE
L	L	L	L	L	L	L	L	L	L	L	L	L	BLANK	
L	H	L	L	L	L	H	H	H	H	H	L	H	0	
L	X	L	L	L	L	L	H	H	L	L	L	L	1	
L	L	L	L	H	L	H	H	L	H	L	H	L	2	
L	L	L	L	H	H	H	H	L	L	L	H	L	3	
L	L	L	H	L	L	H	H	L	L	H	H	L	4	
L	L	L	H	L	H	L	H	H	L	H	H	L	5	
L	L	L	H	L	H	L	H	H	H	H	H	L	6	
L	L	L	H	H	H	H	H	L	L	L	L	L	7	
L	L	H	L	L	L	L	L	L	L	H	H	H	8	
L	L	H	L	L	H	H	H	H	L	H	H	L	9	
L	L	H	L	L	H	H	H	L	H	H	H	L	A	
L	L	H	L	L	H	L	L	H	H	H	H	L	b	
L	L	H	L	L	H	L	L	H	H	H	L	L	C	
L	L	H	L	L	H	L	H	H	H	L	H	L	d	
L	L	H	L	L	H	L	L	H	H	H	H	L	E	
L	X	H	H	H	H	L	L	L	L	H	H	H	F	
X	X	X	X	X	L	L	L	L	L	L	L	L	BLANK	



\*  $\overline{\text{RBI}}$  will blank the display only if a binary zero is stored in the latches.

\*\*  $\overline{\text{RBO}}$  used as an input overrides all other input conditions.

Definition	Inputs	Outputs
H	HIGH voltage level	Sourcing current
L	LOW voltage level	Output is 'off'
X	Don't care	

Fig.5 MV4368 Truth table





Fig.6 Timing waveforms

### ABSOLUTE MAXIMUM RATINGS


The absolute maximum ratings are limiting values above which operating life may be shortened or specified parameters may be degraded. All voltages with respect to  $V_{SS}$ .

Parameter	Symbol	Limit	Unit
Supply voltage	$V_{DD}$	-0.5 to 18	V
Input voltage	$V_I$	-0.5 to $V_{DD} + 0.5$	V
Maximum continuous output source current, per output	$I_{OH \text{ max.}}$	30	mA
Maximum continuous power dissipation per output	$P_{OH \text{ max.}}$	50	mW
Storage Temperature range	$T_S$	-65 to +125	°C
Operating temperature range	$T_{amb}$	0 to +70	°C

LIGHT EMITTING DIODE (LED)




COMMON CATHODE LED




COMMON ANODE LED

INCANDESCENT




FLUORESCENT



DIRECT (LOW BRIGHTNESS)


\*\*A filament pre-warm resistor is recommended to reduce filament thermal shock and increase the effective cold resistance of the filament.

GAS DISCHARGE




APPROPRIATE VOLTAGE

LIQUID CRYSTAL (LC)



EXCITATION (SQUARE WAVE TO GROUND)

USE OF RBO AS BLANKING INPUT



Direct dc drive of LCs not recommended for life of LC readouts.

Fig.7 Examples of connection to various display types.






Fig.8(a) Leading zero suppression (A zero on least significant digit will not be suppressed if connected as shown)




Fig.8(b) Trailing zero suppression



Advance information is issued to advise Customers of new additions to the Plessey Semiconductors range which, nevertheless, still have 'pre-production' status. Details given may, therefore, change without notice although we would expect this performance data to be representative of 'full production' status product in most cases. Please contact your local Plessey Semiconductors Sales Office for details of current status.

## MV4320/MV4322/MV4323

### KEYPAD PULSE DIALLER

The MV4320 series is fabricated using ISO-CMOS high density technology. The device is a pin-for-pin replacement for the DF320 Loop Disconnect Dialler and offers wider operating supply voltage range and lower power dissipation. The MV4320 accepts up to 20 digits from a standard 2 of 7 keypad and offers a REDIAL option activated by key #. The device provides dial pulsing and muting outputs and has a HOLD pin for interrupting a dialling sequence. Outpulsing mark/space ratio and dialling speed are pin selectable.

The MV4322 and MV4323 provide the same function as the MV4320, except the MV4322 provides the M2 muting function in place of M1 and the MV4323 provides "Inter Digit Pause" (IDP) selection in place of Mark/Space (M/S) ratio selection.

The MV4320, MV4322 and MV4323 are available in Ceramic DIL (DG, -40°C to +85°C).

#### FEATURES

- Pin for Pin Replacement for the DF320
- 2.5V to 5.5V Supply Voltage Operating Range
- 375  $\mu$ W Dynamic Power Dissipation at 3V
- Uses Inexpensive 3.58 MHz Ceramic Resonator or Crystal
- Stores up to 20 Digits
- Selectable Outpulsing Mark/Space Ratio
- Selectable Dialling Speeds of 10, 16, 20 and 932 Hz
- Low Cost




Fig.1 Pin connections (top view)

Type No.	Pin 3	Pin 4
MV4320	M1	M/S
MV4322	M2	M/S
MV4323	M1	IDP

#### APPLICATIONS

- Pushbutton Telephones
- Tone to Pulse Converters
- Mobile Telephone
- Repertory Dialers




Fig.2 MV4320/MV4322/MV4323 functional block diagram

**DC ELECTRICAL CHARACTERISTICS**

Test conditions (unless otherwise stated):

V<sub>DD</sub> = 3.0V; T<sub>amb</sub> = +25°C; f<sub>CLK</sub> = 3.579545 MHz

All voltages wrt V<sub>SS</sub>

		CHARACTERISTICS	SYMBOL	MIN	TYP*	MAX	UNITS	TEST CONDITIONS	
1 S U P P L Y		Supply Voltage Operating Range	V <sub>DD</sub>	2.5		5.5	V		
		Standby Supply Current	I <sub>DDs</sub>		1.0	10.0	μA	CE = V <sub>SS</sub>	
		Operating Supply Current	I <sub>DD</sub>		125	200	μA	3.579545 MHz Crystal, C <sub>XTALOUT</sub> = 12pF	
4 I N P U T		Pull-Up Transistor Source Current	I <sub>IL</sub>	-0.5	-3.0	-8.0	μA	V <sub>IN</sub> = V <sub>SS</sub>	X <sub>1</sub> , X <sub>2</sub> , X <sub>3</sub>
		Input Leakage Current	I <sub>IH</sub>		0.1		nA	V <sub>IN</sub> = V <sub>DD</sub>	Y <sub>1</sub> , Y <sub>2</sub> , Y <sub>3</sub> , Y <sub>4</sub>
		Input Leakage Current	I <sub>IL</sub>		-0.1		nA	V <sub>IN</sub> = V <sub>SS</sub>	M/S, IDP, F01,
		Pull-Down Transistor Sink Current	I <sub>IH</sub>	0.5	3.0	8.0	μA	V <sub>IN</sub> = V <sub>DD</sub>	F02, FD, HOLD
		Logic '0' Level	V <sub>IL</sub>			0.9	V	All inputs	
9		Logic '1' Level	V <sub>IH</sub>	2.1			V		
10 O U T P U T	Voltage Levels	Low-Level	V <sub>OL</sub>		0	0.01	V	No Load	DP, M1/M2
		High-level	V <sub>OH</sub>	2.99	3		V		
	Drive Current	N-Channel Sink	I <sub>OL</sub>	0.8	2.0		mA	V <sub>OUT</sub> = 2.3V	
		P-Channel Source	I <sub>OH</sub>	-0.8	-2.0		mA	V <sub>OUT</sub> = 0.7V	

**AC ELECTRICAL CHARACTERISTICS**

Test conditions (unless otherwise stated):

V<sub>DD</sub> = 3.0V; T<sub>amb</sub> = +25°C; f<sub>CLK</sub> = 3.579545 MHz

All voltages wrt V<sub>SS</sub>

		CHARACTERISTICS	SYMBOL	MIN	TYP*	MAX	UNITS	TEST CONDITIONS		
14 D Y N A M I C		Output Rise Time	t <sub>R</sub>		1.0		us	DP, M1.		
		Output Fall Time	t <sub>F</sub>		1.0		us	C <sub>L</sub> = 50pF		
		Maximum Clock Frequency	f <sub>CLK</sub>	3.58			MHz	3.579545 MHz Crystal		
		Mark to Space Ratio	M/S		2:1			Note 1		
					3:2					
		Impulsing Rate = $\frac{1}{T}$			10			Hz	Note 1	
					16					
					20					
				932						
23		Clock Start Up Time	t <sub>on</sub>		1.5	4	ms	Timed from CE '1'		
24		Input Capacitance	C <sub>in</sub>		5.0		pF	Any Input		

\* Typical parametric values are for Design Aid Only, not guaranteed and not subject to production testing. Timing waveforms are subject to production functional test.

NOTES:

1. See Pin Function, Table 1.

**OPERATING NOTES**

The first key entered in any dialling sequence initiates the oscillator by internally taking CE high. Digits may be entered asynchronously from the keypad. Dialling and mute functions are output as shown in figures 3 and 4. Figure 3 shows use of the circuits with external control of CE. This mode is useful if a bistable latching relay is used to mute and switch the complete pulse dialler circuit. In

this mode, the pulse occurring on M1 when CE is taken high, with no keypad input, can be used to initiate the bistable latching relay. Figure 4 shows the timing diagram for the CE internal control mode. Initially CE is low and goes high on recognition of the first valid key input. Keypad data is entered asynchronously.




Fig.3 Keypad pulse dialer timing diagram, CE-External control




Fig.4 Keypad pulse dialer timing diagram, CE-Internal control

**ABSOLUTE MAXIMUM RATINGS**

The absolute maximum ratings are limiting values above which operating life may be shortened or specified parameters may be degraded.

	MIN.	MAX.
$V_{DD}-V_{SS}$	-0.3V	10V
Voltage on any pin	$V_{SS}-0.3V$	$V_{DD}+0.3V$
Current at any pin		10mA
Operating Temperature	-40°C	+85°C
Storage Temperature	-65°C	+150°C
Power Dissipation		1000mW
Derate 16mW/°C above 75°C. All leads soldered to PC board.		




Fig.5 Application diagram

**PIN FUNCTIONS**

V <sub>DD</sub>	Positive voltage supply					
DP	Dial Pulsing Output Buffer					
M1/M2	Mute Output (Off Normal) Buffer					
M/S	Mark/Space (Break/Make) Ratio select. On-chip pull-down transistor to V <sub>SS</sub> . Note: O/C = Open Circuit	O/C	2:1			
		V <sub>DD</sub>	3:2			
IDP	Inter-Digit Pause Select Note: T = Selected Impulsing Period	O/C	8T			
		V <sub>DD</sub>	4T			
F01,F02	Impulsing Rate Selection. On-chip pull-down transistor to V <sub>SS</sub> . * Assumes f <sub>CLK</sub> = 3.579545MHz.	F01	F02	Nominal Impulsing Rate	Actual* Impulsing Rate	System Clock frequency
		O/C	O/C	10Hz	10.13Hz	303.9Hz
		O/C	V <sub>DD</sub>	20Hz	19.42Hz	562.6Hz
		V <sub>DD</sub>	O/C	932Hz	932.17Hz	27,965.1Hz
		V <sub>DD</sub>	V <sub>DD</sub>	16Hz	15.54Hz	466.1Hz
CE	Chip Enable. An active input. Control is internal via static keyboard decode, or by external forcing.					
XTAL IN	Crystal Input. Active, clamped low if CE = '0', high impedance if CE = '1'.					
XTAL OUT	Crystal Output Buffer to drive crystal.					
V <sub>SS</sub>	System ground					
X <sub>1</sub> ,X <sub>2</sub> ,X <sub>3</sub>	Column keyboard Inputs. On-chip pull-up transistors to V <sub>DD</sub> . Active LOW.					
Y <sub>1</sub> ,Y <sub>2</sub> ,Y <sub>3</sub> ,Y <sub>4</sub>	Row keyboard Inputs. On-chip pull-up transistors to V <sub>DD</sub> . Active LOW.					
HOLD	Prevents further impulsing. On-chip pull-down transistor to V <sub>SS</sub> .	O/C	Normal Operation			
		V <sub>DD</sub>	No impulsing. If activated during impulsing, hold occurs when the current digit is complete			



**ABSOLUTE MAXIMUM RATINGS**

The absolute maximum ratings are limiting values above which operating life may be shortened or specified parameters may be degraded.

	MIN	MAX		MIN	MAX
V <sub>DD</sub> —V <sub>SS</sub>	-0.3V	10V			
Voltage on any pin	V <sub>SS</sub> -0.3V	V <sub>DD</sub> + 0.3V			
Current at any pin		10mA			
Operating Temperature	-40°C	+85°C	Power Dissipation		1000mW
Storage Temperature	-65°C	+ 150°C			
* Derate 16mW/°C above 75°C. All leads soldered to PC board.					

**DC ELECTRICAL CHARACTERISTICS**

Test conditions (unless otherwise stated):

T<sub>amb</sub> = +25°C, f<sub>CLK</sub> = 3.579545MHz; V<sub>DD</sub> = +3.0V  
All voltages wrt V<sub>SS</sub>

		CHARACTERISTIC	SYMBOL	MIN	TYP*	MAX	UNITS	TEST CONDITIONS
1 S U P P L Y		Supply Voltage Operating Range	V <sub>DD</sub>	2.0		7.0	V	
	2	Standby Supply Current	I <sub>DDS</sub>			1.0	µA	CE = M/S = F01 = HOLD IN = V <sub>SS</sub> , V <sub>DD</sub> = 1.0V
	3	Operating Supply Current	I <sub>DD</sub>		100	150	µA	3.579545 MHz Crystal, C <sub>X</sub> TALOUT = 12pF
4 I N P U T		Pull-Up Transistor Source Current	I <sub>IL</sub>	-0.5	-3.0	-8.0	µA	V <sub>IN</sub> = V <sub>SS</sub> X <sub>1</sub> , X <sub>2</sub> , X <sub>3</sub>
	5	Input Leakage Current	I <sub>IH</sub>		0.1		nA	V <sub>IN</sub> = V <sub>DD</sub> Y <sub>1</sub> , Y <sub>2</sub> , Y <sub>3</sub> , Y <sub>4</sub>
	6	Input Leakage Current	I <sub>IL</sub>		-0.1		nA	V <sub>IN</sub> = V <sub>SS</sub> M/S, F01
	7	Pull-Down Transistor Sink Current	I <sub>IH</sub>	0.5	3.0	8.0	µA	V <sub>IN</sub> = V <sub>DD</sub>
	8	Input Low Level Voltage	V <sub>IL</sub>			0.9	V	All inputs
9	Input High Level Voltage	V <sub>IH</sub>	2.1			V		
10 O U T P U T	Voltage Levels	Low-Level	V <sub>OL</sub>		0	0.01	V	No Load
		High-level	V <sub>OH</sub>	2.99	3		V	
	Drive Current	N-Channel	I <sub>OL</sub>	0.8	2.0		mA	V <sub>OUT</sub> = 2.3V
		P-Channel Source	I <sub>OL</sub>	0.2	0.5		mA	V <sub>OUT</sub> = 0.5V
			I <sub>OH</sub>	-0.8	-2.0		mA	V <sub>OUT</sub> = 0.7V
15		I <sub>OH</sub>	-0.2	-0.5		mA	V <sub>OUT</sub> = 2.5V	
16 I N / O U T P U T		Input Low Level Voltage	V <sub>IL</sub>			0.9	V	
		Input High Level Voltage	V <sub>IH</sub>	2.1			V	
		Output Low Level Current	I <sub>OL</sub>		15		µA	V <sub>OUT</sub> = 0.5V
		Output High Level Current	I <sub>OH</sub>		-12		µA	V <sub>OUT</sub> = 2.5V
		Input Force High Current (from V <sub>OL</sub> )	I <sub>FH</sub>		55		µA	V <sub>IN</sub> = 2.5V
		Input Force Low Current (from V <sub>OH</sub> )	I <sub>FL</sub>		-70		µA	V <sub>IN</sub> = 0.5V

\* Typical parametric values are for Design Aid Only, not guaranteed and not subject to production testing. Timing waveforms are subject to production functional test.



**AC ELECTRICAL CHARACTERISTICS**

**Test conditions (unless otherwise stated):**

$T_{amb} = +25^{\circ}\text{C}$ ;  $f_{CLK} = 3.579545\text{MHz}$ ;  $V_{DD} = +3.0\text{V}$

CHARACTERISTIC		SYMBOL	MIN	TYP*	MAX	UNITS	TEST CONDITIONS	
1	D Y N A M I C	Output Rise Time	$t_R$	1.0		$\mu\text{s}$	DP, M <sub>1</sub>	
2		Output Fall Time	$t_F$	1.0		$\mu\text{s}$	$C_L = 50\text{pF}$	
3		Maximum Clock Frequency	$f_{CLK}$	3.58		MHz	3.579545 MHz Crystal	
4		Mark to Space Ratio	M/S		2:1			M/S = O/C (V <sub>SS</sub> )
5					3:2			M/S = V <sub>DD</sub>
6		System Clock Frequency (Internal)			300		Hz	F01 = V <sub>SS</sub>
7		Impulsing Rate = 1/T			10		Hz	F01 = V <sub>SS</sub>
8		Fast Test Impulsing Rate			14.9		kHz	F01 = V <sub>DD</sub>
9		Clock Start Up Time	$t_{on}$		1.5	4	ms	Timed from CE $\uparrow$ '1'
10		Input Capacitance	$C_{in}$		5.0		pF	Any Input




Fig.3 MV4325/MV4326 timing diagram, CE External control




Fig.4 MV4325/MV4326 timing diagram, CE Internal control

**PIN FUNCTIONS**

V <sub>DD</sub>	Positive voltage supply				
DP	Dial Pulsing Output Buffer				
M1 (M2)	Mute Output Buffer				
M/S	Mark/Space (Break/Make) Ratio select. On-chip pull-down transistor to V <sub>SS</sub> . Note: O/C = Open Circuit			O/C	2:1
				V <sub>DD</sub>	3:2
F01	Impulsing Rate Selection. On-chip pull-down transistor to V <sub>SS</sub> .  * Assumes f <sub>CLK</sub> = 3.579545MHz.	F01	Nominal Impulsing Rate	Actual* Impulsing Rate	System Clock frequency
		O/C	10Hz	10.13Hz	303.9Hz
		V <sub>DD</sub>	14.9kHz	14,915Hz	447.4kHz
CE	Chip Enable. An active input. Control is internal via static keyboard decode, or by external forcing.				
XTAL IN	Crystal Input. Active, clamped low if CE = '0', high impedance if CE = '1'.				
XTAL OUT	Crystal Output. Buffer to drive crystal. Capacitive load on-chip.				
V <sub>SS</sub>	System ground				
X <sub>1</sub> ,X <sub>2</sub> ,X <sub>3</sub>	Column keyboard Inputs. On-chip pull-up transistors to V <sub>DD</sub> . Active LOW.				
Y <sub>1</sub> ,Y <sub>2</sub> ,Y <sub>3</sub> ,Y <sub>4</sub>	Row keyboard Inputs. On-chip pull-up transistors to V <sub>DD</sub> . Active LOW.				
HOLD IN/ ACCESS PAUSE OUT	INPUT/OUTPUT	O/C	Normal Operation		
	INPUT	V <sub>DD</sub>	No impulsing. If activated during impulsing, hold occurs when the current digit is complete.		
	OUTPUT	V <sub>DD</sub>	Logic "1" level output indicates access pause condition.		
KT	300Hz Square wave bursts indicate valid keypad input.				

No. of O/P Pulses	Digit	KEYPAD INPUT CODE						
		Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>	Y <sub>4</sub>	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>
1	1	0	1	1	1	0	1	1
2	2	0	1	1	1	1	0	1
3	3	0	1	1	1	1	1	0
4	4	1	0	1	1	0	1	1
5	5	1	0	1	1	1	0	1
6	6	1	0	1	1	1	1	0
7	7	1	1	0	1	0	1	1
8	8	1	1	0	1	1	0	1
9	9	1	1	0	1	1	1	0
10	0	1	1	1	0	1	0	1
RE-DIAL		1	1	1	0	1	1	0
ACCESS PAUSE		1	1	1	0	0	1	1

Table 1




Fig.5 Keypad input debounce timing diagram

## OPERATING NOTES

The MV4325 programmable keypad pulse dialer is optimized for use in key operated pulse dialling telephone sets and contains features which make it particularly suitable for applications where redial of last number dialled and repertory dial facilities are required.

Keypad information is accepted directly from a dual contact keypad having two single pole switches per key: one switch common to the column and one switch common to the row. The common row contacts are connected Y1 to Y4 and the common column contacts connected X1 to X3. The other side of each switch is connected to a common VSS line. The keypad code is shown in Table 1.

The MV4325 will accept up to 20 digits and access pauses, e.g. 18 digits plus 2 access pauses or alternately 19 digits plus 1 access pause. Prior to a keypad input being accepted contact bounce is eliminated by a circuit which ensures that any input which is valid for less than 10ms is rejected and any input valid for greater than 17ms is accepted as a valid key input. This circuit operates similarly on the trailing edge of a valid key input preventing multiple digit recognition in the presence of noise. Debounce operation is shown in Fig.5.

The first key entered in any dialling sequence initiates the oscillator on the MV4325 by internally taking CE high. Digits may be entered asynchronously from the keypad. Dialling and mute functions are output as shown in Fig.3 and Fig.4. Fig.3 shows use of the MV4325 with external control of CE. This mode is useful if a bistable latching relay is used to mute and switch the complete pulse dialer circuit. In this mode the pulse occurring on M1 when CE is taken high with no keypad input can be used to initiate the bistable latching relay.

Fig.4 shows the timing diagram of the MV4325 including access pause and redial mode. Initially CE is low and goes high on recognition of the first valid key input. Keypad data is entered asynchronously and dialling commences after recognition of the leading edge of the first valid key input. When an access pause is reached M1 (and M2 on the MV4326) goes low and Hold In/Access Pause Out goes high indicating the device is in an access pause. This output signal can be used to enable an external dial tone

recognition circuit. Exit from the access pause is achieved by one of two methods. One method is by the next valid key operation. If a valid digit is entered, the digit will be entered in the next consecutive storage location in the digit memory. If the key # is activated, redialling of the number in memory will occur only if the device is in the redial mode. The alternative method to exit from an access pause is to pulse Hold In/Access Pause Out low, resetting the output latch associated with this input/output pin.

Fig.4 shows a pause in dialling between the completion of dialling digit 4 and keying digit 1. In this condition, the oscillator powers down to minimize power consumption and interfering signals, whilst CE remains high. On recognition of the next digit, the digit is entered in the next consecutive memory location and dialling resumes.

The end of a key entry sequence is indicated to the MV4325 by externally pulsing or clamping CE low. This causes the on-chip latch holding CE high to reset.

If the first key entered after a CE low period is #, redial of the last number dialled will occur. Access pause operation is as previously described. In the standby condition the MV4325 dissipates less than  $1.0\mu\text{W}$ .




Fig.6 Application diagram





Advance information is issued to advise Customers of new additions to the Plessey Semiconductors range which, nevertheless, still have 'pre-production' status. Details given may, therefore, change without notice although we would expect this performance data to be representative of 'full production' status product in most cases. Please contact your local Plessey Semiconductors Sales Office for details of current status.

# MV4330 MV4331 MV4332

## CMOS/LSI 30/32-BIT STATIC SHIFT REGISTERS WITH PARALLEL TRUE/COMPLEMENT OUTPUTS

The MV4330, 4331, and 4332 are CMOS/LSI 30 and 32-bit static shift registers incorporating selectable true/complement outputs for each bit. These devices are well suited to drive LCD readouts directly since the AC signals required for the display may be generated simply by applying a low frequency signal directly to the True-Complement input pin and to the backplane of the display. One of these devices can drive four 7-segment displays or two 14-segment alpha-numeric displays plus decimal points or two 16-segment alpha-numeric displays directly.

The devices are available in 40-pin plastic DIL (DP) package.

### FEATURES

- Direct LCD Drive
- CMOS Low Power (1  $\mu$ A)
- 3 to 18 Volt Operation
- On-Chip Wave-Shaping
- High Speed (Typ. 3MHz) Shift Register




Fig.1 Pin connections (top view)




Fig.2 Block diagrams

## DC ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):

 $T_{amb} = +25^{\circ}\text{C}$ 

CHARACTERISTIC	SYMBOL	TEST CONDITIONS		LIMIT			UNIT			
		V <sub>O</sub> Volts	V <sub>DD</sub> Volts	Min.	Typ.	Max.				
Quiescent Device Current	I <sub>L</sub>			5	–	0.5	50	μA		
				10	–	1	100			
Output Voltage	Low-Level VOL			5	–	0	0.01	V		
				10	–	0	0.01			
	High-Level VOH			5	4.99	5	–			
				10	9.99	10	–			
Noise Immunity (Any Input)	V <sub>NL</sub>			0.8	5	1.5	2.25	V		
				1.0	10	3	4.5		–	
	V <sub>NH</sub>				4.2	5	1.5		2.25	–
					9.0	10	3		4.5	–
Output Drive Current	D OUT	I <sub>DN</sub>	N-Channel	0.5	5	0.8	1.7	–	mA	
				0.5	10	1.0	3.0	–		
		I <sub>DP</sub>	P-Channel	4.5	5	–0.35	–0.9	–		
				9.5	10	–0.8	–1.9	–		
	Q OUT	I <sub>DN</sub>	N-Channel	0.5	10	50	250	–	μA	
		I <sub>DP</sub>	P-Channel	9.5	10	–50	–250	–		
Input Current	I <sub>I</sub>				–	10	–	pA		

## AC ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):

 $T_{amb} = +25^{\circ}\text{C}$ ,  $C_L = 50\text{pF}$ 

All input rise and fall times = 20ns

CHARACTERISTIC	SYMBOL	TEST CONDITIONS		LIMIT			UNIT
			V <sub>DD</sub> Volts	Min.	Typ.	Max.	
Propagation Delay Time	t <sub>PHL</sub> t <sub>PLH</sub>		10	–	300	–	ns
Transition Time	t <sub>THL</sub>	D OUT (C <sub>L</sub> =50pF)	10	–	70	130	ns
	t <sub>TLH</sub>	Q OUT (C <sub>L</sub> =15pF)	10	–	300	–	ns
Maximum Clock Frequency	f <sub>CL</sub>		10	1.0	3.0	–	MHz
Minimum Clock Pulse Width	t <sub>WL</sub> t <sub>WH</sub>		10	–	200	–	ns
Minimum Reset Pulse Width	t <sub>WH</sub> (R)		10	–	200	–	ns
Input Capacitance	C <sub>I</sub>	Any Input		–	5	–	pF

Note 1. Voltages with respect to V<sub>SS</sub>

Note 2. Typical temperature coefficient for all values = 0.3%/°C

**ABSOLUTE MAXIMUM RATINGS**

The absolute maximum ratings are limiting values above which operating life may be shortened or specified parameters may be degraded.

PARAMETER	SYMBOL	LIMIT	UNIT
DC Supply Voltage	VDD	-0.5 to 18	V
Input Voltage	VIN	-0.5 to VDD+0.5	V
DC Current Drain per Pin	I	10	mA
Operating Temperature Range	TA	0 to 70	°C
Storage Temperature Range	Ts	-65 to 125	°C

**OPERATING NOTES**

The MV4330, MV4331 and MV4332 accept a serial input DI which is shifted into the register on the positive transition of the clock (CLK) input. A feature of these devices is that the clock input and the true/complement control (T/C) input have wave-shaping circuits (Fig.3) to ensure fast edges on-chip regardless of the shape of the incoming signals.

The MV4330 also has the reset (RST) input gated with the clock input for synchronous reset on the positive transition of the clock. The MV4331 and MV4332 have asynchronous reset (RST) inputs which are active HIGH.

The parallel outputs of the shift registers are available in either true or complementary form dependent on the state of the true/complement control input. When input is logic-level LOW, the true form is available at all parallel outputs and when the input goes HIGH, the parallel outputs immediately revert to the complementary form of the data stored in each register. This action is independent of the clock input condition. A serial data (DO) output is provided for applications using longer shift registers, etc. This output is the true form of the last stage of the register.




Fig.3 Wave shaping circuit




Fig.4 One stage of shift register




Fig.5 Typical application







**PLESSEY**  
Semiconductors

ADVANCE INFORMATION **CMOS**

Advance information is issued to advise Customers of new additions to the Plessey Semiconductors range which, nevertheless, still have 'pre-production' status. Details given may, therefore, change without notice although we would expect this performance data to be representative of 'full production' status product in most cases. Please contact your local Plessey Semiconductors Sales Office for details of current status.

## MV68SC02

### 8-BIT MICROPROCESSOR

The MV68SC02 is a monolithic 8-bit microprocessor fabricated with the high density, high speed ISO-CMOS process. It offers all registers and accumulators of the MC6800, plus on-chip oscillator and 128 bytes of static RAM located at hexadecimal addresses 0000 to 007F. The device requires only external CMOS ROM program memory (e.g. MV23SC16) to form a micropower microcomputer.

The device is fully software, function and pin-compatible with the MC6802. Operation is quasi-static in that the clock may be interrupted only with the E clock output (pin 37) in the high (logic '1') state. In this condition the low standby power dissipation is realised and all memory and register contents retained.

**NB** external addressed and enabled memory or peripherals must be static.

#### FEATURES

- Standby Power Dissipation 500µW
- Single Supply
- Operating Voltage Range 3V to 7V
- Standby Voltage Range 2V to 7V
- Software Compatible with MC6800
- Software, Function and Pin - Compatible with MC6802
- 128-Byte Static RAM and Oscillator On-Chip
- Operation DC to 2MHz (8MHz crystal)
- Operating Power Dissipation 75mW at 2MHz
- Fully TTL-Compatible
- All Memory and Registers Retainable in Standby Mode
- 16-bit Memory Addressing up to 65K Words
- Supplied in 40-pin Sidebraced DIL (DC) package




Fig.1 Pin connections (top view)

#### ABSOLUTE MAXIMUM RATINGS

The absolute maximum ratings are limiting values above which life may be shortened or specified parameters may be degraded.

Parameter	Symbol	Limit	Unit
Supply voltage	V <sub>cc</sub>	-0.5 to 7.0	V
Input voltage	V <sub>i</sub>	-0.3 to V <sub>cc</sub> + 0.3	V
Output current	I <sub>o</sub>	±20	mA
Storage temperature	T <sub>s</sub>	-65 to 150	°C
Operating temperature	T <sub>amb</sub>	-40 to 85	°C
Power dissipation	P	450	mW

#### RECOMMENDED OPERATING CONDITIONS

Characteristic	Symbol	Value			Unit
		Min.	Typ.	Max.	
Supply voltage	V <sub>cc</sub>	3	5	7	V
High level, output current	I <sub>OH</sub>		-10		mA
Low level, output current	I <sub>OL</sub>		10		mA
Operating temperature	T <sub>amb</sub>	0		70	°C

Note 1. Voltages are with respect to V<sub>ss</sub>

## ELECTRICAL CHARACTERISTICS

## Test conditions (unless otherwise stated):

T<sub>amb</sub> = 0°C to +70°C, V<sub>cc</sub> = +4.75V to +5.25V

Characteristic	Symbol	Value			Unit	Condition
		Min.	Typ.	Max.		
Operating supply voltage range	V <sub>CC</sub>	3.0	5.0	7.0	V	E = V <sub>OH</sub> , V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub> EXTAL = V <sub>SS</sub> or V <sub>CC</sub> f = 2MHz f = 1MHz f = 100kHz
Standby supply voltage range	V <sub>CC</sub>	2.0		7.0	V	
Standby supply current	I <sub>CCS</sub>		100		μA	
Operating supply current	I <sub>CC</sub>		15		mA	
			3		mA	
			300		μA	
Read/Write protect threshold (RE - pin 36)			2.0		V	
Input high level voltage (except RESET)	V <sub>IH</sub>	2.0			V	
Input high level voltage RESET	V <sub>IH</sub>	4.0			V	
Input low level voltage	V <sub>IL</sub>			0.8	V	
Input leakage current	I <sub>L</sub>	-10		10	μA	V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub> , Note 3
Output high level voltage D0-D7, E A0-A15, R/W, VMA BA	V <sub>OH</sub>	2.4			V	I <sub>OH</sub> = -205μA I <sub>OH</sub> = -145μA I <sub>OH</sub> = -100μA I <sub>OL</sub> = 1.6mA
	V <sub>OH</sub>	2.4			V	
	V <sub>OH</sub>	2.4			V	
	V <sub>OL</sub>			0.4	V	
Output low level voltage	V <sub>OL</sub>			0.4	V	
Input capacitance D0-D7	C <sub>IN</sub>		10		pF	} V <sub>IN</sub> = 0V, f = 1MHz
Logic inputs, EXTAL	C <sub>IN</sub>		6		pF	
Output capacitance A0-A15, R/W, VMA	C <sub>OUT</sub>		10		pF	
Frequency of operation (EXTAL Clock + 4)	f	0		2.0	MHz	f = 1/t <sub>cy</sub>
Crystal frequency	f <sub>XTAL</sub>	0.20		8.0	MHz	Fig. 2 and Fig. 3 Fig. 2 and Fig. 3 f = 2MHz measured between 0.8V and 2.0V
Clock cycle time	t <sub>cy</sub>	500			ns	
Clock pulse width	t <sub>elo</sub>	0.25		10	μs	
Instruction cycle time			2		μs	
EXTAL clock rise and fall time	t <sub>oc</sub>			25	ns	

Note 2. All Typical values at T<sub>amb</sub> = 25°C, V<sub>cc</sub> = 5V.

Note 3. Excluding EXTAL &amp; XTAL.

## SWITCHING CHARACTERISTICS(FIG.2 and FIG.3)

## Test conditions (unless otherwise stated):

T<sub>amb</sub> = 0°C to +70°C, V<sub>cc</sub> = +4.75V to +5.25V, load circuit of Fig. 4

Characteristic	Symbol	Value			Unit	Condition
		Min.	Typ.	Max.		
Address delay	t <sub>AD</sub>			160	ns	t <sub>cy</sub> = 500ns
Peripheral Read access time t <sub>acc</sub> = t <sub>cy</sub> - (t <sub>r</sub> + t <sub>AD</sub> + t <sub>OSR</sub> )	t <sub>acc</sub>			250	ns	
Data setup time (Read)	t <sub>OSR</sub>	40			ns	
Input Data hold time	t <sub>H</sub>	10			ns	
Output Data hold time	t <sub>H</sub>	10			ns	
Address hold time (Address, R/W, VMA)	t <sub>AH</sub>	10			ns	
Data delay time (Write)	t <sub>ODW</sub>			160	ns	
<b>Processor controls</b>						
Bus available delay	t <sub>BA</sub>			135	ns	
Processor control setup time	t <sub>PCS</sub>	125			ns	
Processor control rise and fall time	t <sub>PCR</sub> , t <sub>PCF</sub>			100	ns	measured between 0.8V and 2.0V
Output rise and fall times	t <sub>r</sub> , t <sub>f</sub>			50	ns	

Note 4. 'Measured between 0.8V and 2.0V' applies only to t<sub>PCR</sub> and t<sub>PCF</sub>.




Fig.2 Read Data from Memory (or peripherals) timing




Fig.3 Write Data to Memory (or peripherals) timing




Fig.4 Load circuit for Address, Data, E, R/W, VMA and BA




Fig.5 MV68SC02 block diagram and programming model

**MV68SC02 SIGNAL DESCRIPTION**

Proper operation of the MV68SC02 microprocessor requires that certain timing and control signals be provided and that other control signals be monitored to determine the state of the processor. The following is a summary of the 36 processor signals, (refer Block Diagram Fig. 5).

**Address Bus (A0-A15)** Sixteen pins each connected to a three-state bus driver capable of driving one standard TTL load and 90pF.

**Data Bus (D0-D7)** Eight pins each connected to a three-state bidirectional bus driver capable of driving one standard TTL load and 130pF.

**Read/Write (R/W)** This output indicates to memory (or peripheral) devices that the processor is in a Read (high or Logic '1') or Write (low or Logic '0') state. The normal state of this signal, including when the processor is halted or waiting for an interrupt following a WAI instruction, is high. This output is capable of driving one standard TTL load and 90pF.

**Valid Memory Address (VMA)** This output indicates to memory (or peripheral) devices that there is a valid address at the address outputs, and is capable of driving one standard TTL load and 90pF. When the processor is halted, or following a WAI instruction, this signal is low ('0' state).

**Bus Available (BA)** This output indicates that the processor has stopped and the address and data buses are available, e.g. when halted or following a WAI instruction. This output is capable of driving one standard TTL load and 30pF.

**E Clock (E)** This output is equivalent to  $\phi_2$  on the MC6800 and is a single phase clock to the memory (or peripheral) devices capable of driving one standard TTL load and 130pF.

**EXTAL and XTAL** These two connections are for a parallel resonance fundamental crystal of AT cut and frequency four times the desired operating frequency. Alternatively EXTAL

may be driven from an external TTL source with XTAL left open circuit. (In either case, the  $t_{ELO}$  limits must be met.) The low to high transition at EXTAL clocks the internal divide by four and EXTAL may be stopped with E high to perform single cycle execution.

**Memory Ready (MR)** This TTL-compatible input signal allows stretching of any positive half-cycle of E (for interfacing with slow memories) when taken low immediately after the commencement of that half-cycle.

**HALT** This TTL-compatible input signal allows processor operation to be halted or single-instruction stepped. HALT transitions should occur  $t_{PCS}$  before the rising edge of E. When taken low the processor will stop at the end of the current instruction, with BA and R/W high, VMA low and the Address and Data outputs in their high impedance state. If then HALT is returned high for just one E clock cycle, the processor will execute its next instruction and stop again. Interrupts NMI and IRQ, provided their pulse width exceeds  $t_{CVC}$ , will be latched if received whilst halted, and acted upon one instruction after resumption.

**RESET** This input is used to reset and start the processor from a power down condition, or to reinitialise the processor at any time. At power-up, RESET must be held low for a minimum of 8 E clock cycles, or 20ms, whichever is the greater. When reinitialising, RESET must be low for a minimum of 3 E clock cycles. Once these conditions have been satisfied, whilst RESET remains low VMA and BA will be low with R/W high and the Data outputs in their high impedance state. The Address outputs will be set to the first Reset Vector Address FFFE, and the internal registers cleared.

When RESET is returned high, the contents of both FFFE and the second reset vector FFFF are loaded to the Program

Counter to effect indirect addressing to the programmer's initialisation routine, and the Interrupt Mask (CCR Bit 4) is set. (This bit must then be cleared under program control before the processor can be interrupted by IRQ.)

**Hardware Interrupt Request (IRQ)** This TTL-compatible input requests that an interrupt sequence be generated within the processor, which will complete the current instruction before recognising the request, and then only begin an interrupt sequence if the interrupt mask (CCR Bit 4) is clear. The interrupt sequence comprises 12 E clock cycles in which the program counter, index register, accumulators and condition code register are stacked, the interrupt mask is set, and the program counter loaded from IRQ vectors FFF8 and FFF9. The processor will thus branch to the programmer's IRQ servicing routine, which will usually conclude with an RTI instruction to unstack the interrupted program's parameters and effect resumption of that program.

**Non-Maskable Interrupt (NMI)** This TTL-compatible input also requests that an interrupt sequence be generated within the processor, but is not subject to the interrupt mask. An interrupt sequence commences at the end of the current instruction, stacking the registers then setting the interrupt mask. In the 11th and 12th cycles the program counter is loaded from NMI vectors FFFC and FFFD.

Both IRQ and NMI inputs are sampled whilst E clock is high, and provided that t<sub>PCS</sub> is met, will start their interrupt sequence when E falls at the end of the current instruction. When IRQ or NMI inputs are answering a WAI instruction, the interrupt sequence is only 4 cycles. Both inputs can accept pulse widths down to t<sub>CV</sub>, but if both occur together, or if NMI is received just before an IRQ-initiated sequence reaches its vector cycles (11th and 12th cycles), vectors FFFC and FFFD will be accessed because NMI is given priority. In such an event a pulsed IRQ input will be lost because the interrupt mask will now be set.

**RAM Enable (RE)** This TTL-compatible input disables the internal RAM when taken low. This is necessary when external memory between addresses 0000 and 007F is to be accessed since the data bus is fixed in output mode when accessing the internal memory.

## MV68SC02 INSTRUCTION SET

The MV68SC02 has a set of 72 instructions, listed alphabetically in Table 1. These instructions are executed in six different address modes - implied (inherent), immediate, direct, extended, indexed and relative. Of the 256 possible 8-bit operation codes, 197 are assigned. The instruction set is as for the MC6800/MC6802. Plessey Semiconductors' MV68SC02 Microprocessor Handbook\* includes full details of the address modes, instruction descriptions, execution times and cycle by cycle operation summaries.

ABA	Add Accumulators
ADC	Add with Carry
ADD	Add
AND	Logical And
ASL	Arithmetic Shift Left
ASR	Arithmetic Shift Right

BCC	Branch if Carry Clear
BCS	Branch if Carry Set
BEQ	Branch if Equal to Zero
BGE	Branch if Greater or Equal Zero
BGT	Branch if Greater than Zero
BHI	Branch if Higher
BIT	Bit Test
BLE	Branch if Less or Equal

BLS	Branch if Lower or Same
BLT	Branch if Less than Zero
BMI	Branch if Minus
BNE	Branch if Not Equal to Zero
BPL	Branch if Plus
BR	Branch Always
BSR	Branch to Subroutine
BVC	Branch if Overflow Clear
BVS	Branch if Overflow Set

CBA	Compare Accumulators
CLC	Clear Carry
CLI	Clear Interrupt Mask
CLR	Clear
CLV	Clear Overflow
CMP	Compare
COM	Complement
CPX	Compare Index Register

DA	Decimal Adjust
DEC	Decrement
DES	Decrement Stack Pointer
DEX	Decrement Index Register

EOR	Exclusive OR
-----	--------------

INC	Increment
INS	Increment Stack Pointer
INX	Increment Index Register

JMP	Jump
JSR	Jump to Subroutine

LDA	Load Accumulator
LDS	Load Stack Pointer
LDX	Load Index Register
LSR	Logical Shift Right

NEG	Negate
NOP	No Operation

ORA	Inclusive OR Accumulator
-----	--------------------------

PSH	Push Data
PUL	Pull Data

ROL	Rotate Left
ROR	Rotate Right
RTI	Return from Interrupt
RTS	Return from Subroutine

SBA	Subtract Accumulators
SBC	Subtract with Carry
SEC	Set Carry
SEI	Set Interrupt Mask
SEV	Set Overflow
STA	Store Accumulator
STS	Store Stack Register
STX	Store Index Register
SUB	Subtract
SWI	Software Interrupt

TAB	Transfer Accumulators
TAP	Transfer Accumulators to Condition Code Reg.
TBA	Transfer Accumulators
TPA	Transfer Condition Code Reg. to Accumulator
TST	Test
TSX	Transfer Stack Pointer to Index Register
TXS	Transfer Index Register to Stack Pointer

WAI	Wait for Interrupt
-----	--------------------

Table 1 Instruction set - alphabetical listing

\*Available last quarter 1981





Advance information is issued to advise Customers of new additions to the Plessey Semiconductors range which, nevertheless, still have 'pre-production' status. Details given may, therefore, change without notice although we would expect this performance data to be representative of 'full production' status product in most cases. Please contact your local Plessey Semiconductors Sales Office for details of current status.

# MV74SC137, MV74SC138, MV74SC139 MV74SC237, MV74SC238, MV74SC239

## OCTAL DECODERS/DEMULTIPLEXERS

This family of ISO-CMOS MSI circuits is designed for use in high speed memory and peripheral address decoding systems. MV74SC138 and MV74SC238 decode 3 binary inputs ( $A_0, A_1, A_2$ ) to select one of eight mutually exclusive outputs ( $O_0 - O_7$ ). Three enable inputs, two active LOW ( $E_1, E_2$ ) and one active HIGH ( $E_3$ ), reduce the need for external gates in an expanded system. MV74SC137 and MV74SC237 feature additional latches on  $A_0, A_1$  and  $A_2$  for use in glitch free applications. When Latch Enable (LE) is LOW the device acts as MV74SC138. When LE is HIGH the address present at  $A_0$  to  $A_2$  is stored. A 1 of 32 decoder requires only four of these devices and one inverter. MV74SC139 and MV74SC239 feature two individual, two line ( $A_0, A_1$ ) to four line ( $O_0 - O_3$ ) decoders. Each decoder has an active LOW Enable ( $\bar{E}$ ) which can also be used as a

data input in a full four-minterm of two variables decode, as shown in Fig.8.

The devices are available in the 16-pin ceramic DIL (DG) package.

### FEATURES

- Equivalent to 74LS Series
- Low Power ISO-CMOS Technology
- Short Propagation Delay
- Improved Noise Margins, with Input Hysteresis
- High Current, Sink/Source Capability

### DEVICE SELECTION

Product	Format	Output
MV74SC137	1 of 8, latched address	inverted
MV74SC138	1 of 8	inverted
MV74SC139	Dual 1 of 4	inverted
MV74SC237	1 of 8, latched address	non-inverted
MV74SC238	1 of 8	non-inverted
MV74SC239	Dual 1 of 4	non-inverted

### FUNCTIONAL BLOCK DIAGRAMS AND LOGIC




Fig.1 MV74SC137




Fig.2 MV74SC138




Fig.3 MV74SC139




Fig.4 MV74SC237






Fig.5 MV74SC238




Fig.6 MV74SC239

**ELECTRICAL CHARACTERISTICS**

Test conditions (unless otherwise stated):  
 $T_{amb} = 0^{\circ}C$  to  $+70^{\circ}C$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
High level input voltage	$V_{IH}$	2.0			V	$V_{CC} = 5.25V$
Low level input voltage	$V_{IL}$			0.8	V	$V_{CC} = 4.75V$
Hysteresis ( $V_T + - V_T -$ )		0.2	0.5		V	
High level output voltage	$V_{OH}$	2.4			V	$V_{CC} = 4.75V, I_{OH} = -14mA$
		4.35			V	$I_{OH} = -3mA$
Low level output voltage	$V_{OL}$			0.4	V	$V_{CC} = 4.75V, I_{OL} = 12mA$
Input current at maximum input voltage	$I_I$			15	$\mu A$	$V_{CC} = 5.25V, V_I = 5.55V$
High level input current	$I_{IH}$			10	$\mu A$	$V_{CC} = 5.25V, V_I = 2.7V$
Low level input current	$I_{IL}$			-10	$\mu A$	$V_{CC} = 5.25V, V_I = 0.4V$
Short circuit output current (2)	$I_{OS}$		-40		mA	$V_{CC} = 5.25V$
Supply current	$I_{CC}$			0.1	mA	$V_{CC} = 5.25V, \text{outputs open}$

1. All TYP. values at  $T_{amb} = 25^{\circ}C, V_{CC} = 5V$   
 2. Max. dissipation or 1ms duration should not be exceeded.

**SWITCHING CHARACTERISTICS**

**Test conditions (unless otherwise stated):**  
 $V_{CC} = 5V, T_{amb} = +25^{\circ}C$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS $C_L = 15pF, R_L = 2K$
Propagation delay time Address to output	$t_{PLH}$		25		nS	
Propagation delay time Address to output	$t_{PHL}$		30		nS	
Propagation delay time $E_2$ or $E_1$ to output	$t_{PLH}$		19		nS	MV74SC137 and MV74SC237
Propagation delay time $E_2$ or $E_1$ to output	$t_{PHL}$		29		nS	MV74SC138 and MV74SC238
Propagation delay time E to output	$t_{PLH}$		19		nS	
Propagation delay time E to output	$t_{PHL}$		29		nS	MV74SC139 and MV74SC239
Propagation delay time E to output	$t_{PLH}$		17		nS	
Propagation delay time E to output	$t_{PHL}$		27		nS	

**RECOMMENDED OPERATING CONDITIONS**

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Supply voltage	$V_{CC}$	3.0	5	7.0	V
High level output current	$I_{OH}$		-24		mA
Low level output current	$I_{OL}$		24		mA
Operating free-air temperature	$T_A$	0		70	$^{\circ}C$

3. Voltages are with respect to  $V_{SS}/GND$

**ABSOLUTE MAXIMUM RATINGS**

The absolute maximum ratings are limiting values above which operating life may be shortened or specified parameters may be degraded.

PARAMETER	SYMBOL	VALUE
Supply voltage	$V_{CC}$	-0.5V to 7.0V
Input voltage	$V_I$	-0.3V to $V_{CC} + 0.3V$
Output current, each output	$I_O$	$\pm 75mA$
Operating temperature	$T_A$	-40 $^{\circ}C$ to +85 $^{\circ}C$
Storage temperature	$T_S$	-85 $^{\circ}C$ to 150 $^{\circ}C$
Package power dissipation	P	450mW




Fig.7 Propagation Delay Times




Fig.8 Logic Reduction Application: 4 minterms of 2 variables by MV74SC139

**PIN FUNCTIONS**

PIN	DESCRIPTION
$A_0, A_1, A_2$ or $A_{0a}, A_{0b}$ $A_{1a}, A_{1b}$	Select (Address) Inputs, to be decoded
$\bar{E}_1, \bar{E}_2, E_3$ or $\bar{E}_a, \bar{E}_b$ or $E_1, E_2$	Chip Enable Inputs
LE	Latch Enable Input
$O_0 - O_7$ or $\bar{O}_0 - \bar{O}_7$	Decoded Outputs Inverted Decoded Outputs
$V_{CC}$	Positive Supply Voltage
$V_{SS}/GND$	System Ground





Advance information is issued to advise Customers of new additions to the Plessey Semiconductors range which, nevertheless, still have 'pre-production' status. Details given may, therefore, change without notice although we would expect this performance data to be representative of 'full production' status product in most cases. Please contact your local Plessey Semiconductors Sales Office for details of current status.

# MV74SC240, MV74SC241, MV74SC244 MV74SC540, MV74SC541

## THREE-STATE OCTAL BUFFERS/LINE DRIVERS

This family of ISO-CMOS Octal Buffers and Line Drivers is designed to improve PC board density and performance in three-state memory address drivers, clock drivers and bus oriented receivers and transmitters. A comprehensive range of devices covers a selection of differing input/output pin layouts, inverting and non-inverting buffers and a choice of similar or complementary output controls ( $E_A$ ,  $E_B$ ).

The devices are available in the 20-pin DIL (DG) package.

### FEATURES

- Equivalent to 74LS Series
- Low Power ISO-CMOS Technology
- Short Propagation Delay
- Improved Noise Margins, with Input Hysteresis
- Bus Oriented 3-state outputs
- High Current Sink/Source Capability





Fig.1 Pin connections (top view)



### TRUTH TABLES

INPUTS		OUTPUT	
E	$I_{0-3}$	MV74SC240 $O_{0-3}$	MV74SC244 $O_{0-3}$
L	L	H	L
L	H	L	H
H	X	Z	Z

MV74SC241					
A BUFFERS		B BUFFERS			
INPUTS	OUTPUT	INPUTS	OUTPUT		
$E_A$	$I_{0-3}$	$O_{0-3}$	$E_B$	$I_{0-3}$	$O_{0-3}$
L	L	L	H	L	L
L	H	H	H	H	H
H	X	Z	L	X	Z

INPUTS		OUTPUT		
$E_1$	$E_2$	$I_{0-7}$	MV74SC540 $O_{0-7}$	MV74SC541 $O_{0-7}$
L	L	L	H	L
L	L	H	L	H
H	X	X	Z	Z
X	H	X	Z	Z

L Logic Low  
H Logic High  
X Don't Care  
Z High Impedance

A or B Buffers

### DEVICE SELECTION

PRODUCT	3-STATE CONTROL	DATA OUTPUTS
MV74SC240	$\bar{E}_A, \bar{E}_B$	inverting
MV74SC241	$\bar{E}_A, \bar{E}_B$	non-inverting
MV74SC244	$E_A, \bar{E}_B$	non-inverting
MV74SC540	$\bar{E}_1$ AND $\bar{E}_2$	inverting
MV74SC541	$\bar{E}_1$ AND $\bar{E}_2$	non-inverting

**ABSOLUTE MAXIMUM RATINGS**

The absolute maximum ratings are limiting values above which operating life may be shortened or specified parameters may be degraded.

PARAMETER	SYMBOL	VALUE
Supply voltage	$V_{CC}$	-0.5V to 7.0V
Input voltage	$V_I$	-0.3V to $V_{CC} + 0.3V$
Output current, per output	$I_O$	$\pm 75mA$
Operating temperature	$T_A$	-40°C to +85°C
Storage temperature	$T_S$	-85°C to 150°C
Package Power dissipation	P	450mW

**RECOMMENDED OPERATING CONDITIONS**

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Supply voltage	$V_{CC}$	3	5	7	V
High level output current	$I_{OH}$		-24		mA
Low level output current	$I_{OL}$		24		mA
Operating free-air temperature	$T_{amb}$	0		70	°C

1. Voltage values are with respect to  $V_{SS}/GND$ .

**ELECTRICAL CHARACTERISTICS**

Test conditions (unless otherwise stated):

$T_{amb} = 0^\circ C$  to  $+70^\circ C$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
High level input voltage	$V_{IH}$	2.0			V	$V_{CC} = 5.25V$
Low level input voltage	$V_{IL}$			0.8	V	
Hysteresis ( $V_T + - V_T -$ )	$V_O$	0.2	0.5		V	
High level output voltage	$V_{OH}$	2.4			V	$V_{CC} = 4.75V, I_{OH} = -14mA$ $I_{OH} = -3mA$
Low level output voltage	$V_{OL}$	4.35		0.4	V	$V_{CC} = 4.75V, I_{OL} = 12mA$
Off-state output current, high-level voltage applied	$I_{OZH}$			20	$\mu A$	$V_{CC} = 5.25V, V_O = 2.7V$
Off-state output current, low-level voltage applied	$I_{OZL}$			-20	$\mu A$	$V_{CC} = 5.25V, V_O = 0.4V$
Input current at maximum input voltage	$I_I$			15	$\mu A$	$V_{CC} = 5.25V, V_I = 5.55V$
High level input current	$I_{IH}$			10	$\mu A$	$V_{CC} = 5.25V, V_I = 2.7V$
Low level input current	$I_{IL}$			-10	$\mu A$	$V_{CC} = 5.25V, V_I = 0.4V$
Short circuit output current	$I_{OS}$		-40		mA	NOTE 2 $V_{CC} = 5.25V$
Supply current	$I_{CC}$		1	0.1	mA	$V_{CC} = 5.25V, \text{outputs disabled}$

2. Max. dissipation or 1ms duration should not be exceeded.

3. All Typical values at  $T_A = 25^\circ C, V_{CC} = 5V$

**SWITCHING CHARACTERISTICS**

Test conditions (unless otherwise stated):

$V_{CC} = 5V, T_{amb} = +25^\circ C$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Propagation delay time, low-to-high-level output	$t_{PLH}$		12		nS	$C_L = 45pF, R_L = 667$
Propagation delay time, high-to-low-level output	$t_{PHL}$		15		nS	
Output enable time to low level	$t_{PZL}$		20		nS	$C_L = 5pF, R_L = 667$
Output enable time to high level	$t_{PZH}$		15		nS	
Output disable time from low level	$t_{PLZ}$		20		nS	
Output disable time from high level	$t_{PHZ}$		10		nS	




Fig.2 Voltage waveforms

**PIN FUNCTIONS**

PIN	DESCRIPTION
$\bar{E}_A, \bar{E}_B$ $\bar{E}_1, \bar{E}_2$ $E_A, E_B$	Data Output Enable
$I_{0A} - I_{3A}$ $I_{0B} - I_{3B}$ or $I_{0-7}$	Data Inputs
$O_{0A} - O_{3A}$ $O_{0B} - O_{3B}$ or $O_0 - O_7$	Data Outputs
$\bar{O}_{0A} - \bar{O}_{3A}$ $\bar{O}_{0B} - \bar{O}_{3B}$ or $\bar{O}_0 - \bar{O}_7$	Inverted Data Outputs
$V_{CC}$	Positive Supply Voltage
$V_{SS}/\text{GND}$	System Ground







**PLESSEY**  
Semiconductors

ADVANCE INFORMATION **CMOS**

Advance information is issued to advise Customers of new additions to the Plessey Semiconductors range which, nevertheless, still have 'pre-production' status. Details given may, therefore, change without notice although we would expect this performance data to be representative of 'full production' status product in most cases. Please contact your local Plessey Semiconductors Sales Office for details of current status.

## MV74SC245 MV74SC545

### OCTAL BUS TRANSCEIVERS WITH 3-STATE BUFFERED OUTPUTS

These octal bus transceiver circuits are designed for high-speed asynchronous two-way communication between data buses. The control function inputs minimize external timing requirements.

The devices provide data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction control input (DIR) pin. The enable input ( $\bar{E}$ ) pin can be used to disable the device outputs so that the buses are effectively isolated from each other. The MV74SC545 differs from the MV74SC245 by use of inverting buffers.

The devices are available in 20-pin DIL(DG)package.

#### FEATURES

- Pin Compatible with 74LS245 Types
- Low Power ISO-CMOS Technology
- Short Propagation Delay
- Bus Oriented 3-state Outputs
- Improved Noise Margins, with Input Hysteresis
- High Performance Input/Output Clamping
- Fully TTL compatible, Inputs and Outputs

#### PIN FUNCTION

Pin	Description
A <sub>0</sub> - A <sub>7</sub>	Bus A, Data Inputs/Outputs
B <sub>0</sub> - B <sub>7</sub>	Bus B, Data Inputs/Outputs
DIR	Direction Control Input
$\bar{E}$	Enable Input, Active LOW
V <sub>CC</sub>	Positive Supply Voltage
V <sub>SS</sub> /GND	System Ground




Fig. 1 Pin connections and logic diagrams (top view)

#### FUNCTION TABLE

Enable $\bar{E}$	Direction Control DIR	Operation
L	L	B $\rightarrow$ A
L	H	A $\rightarrow$ B
H	X	Isolation

H = High Level, L = Low Level, X = Don't Care

## ELECTRICAL CHARACTERISTICS

Test Conditions (unless otherwise stated):

 $T_{amb} = 0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ 

Parameter	Symbol	Min	Typ	Max	Unit	Test Condition
High Level Input Voltage	$V_{IH}$	2.0			V	$V_{CC} = 5.25\text{V}$
Low Level Input Voltage	$V_{IL}$			0.8	V	$V_{CC} = 4.75\text{V}$
Hysteresis ( $V_{T+} - V_{T-}$ )			0.3		V	
High Level Output Voltage	$V_{OH}$	2.4			V	$V_{CC} = 4.75\text{V}$ $I_{OH} = -14\text{mA}$
		4.0			V	$I_{OH} = -3\text{mA}$
Low Level Output Voltage	$V_{OL}$			0.4	V	$V_{CC} = 4.75\text{V}$ $I_{OL} = 7\text{mA}$
Offstate Output Current, High Level Voltage Applied	$I_{OZH}$			20	$\mu\text{A}$	$V_{CC} = 5.25\text{V}$ $V_O = 2.7\text{V}$
Offstate Output Current, Low Level Voltage Applied	$I_{OZL}$			-20	$\mu\text{A}$	$V_{CC} = 5.25\text{V}$ $V_O = 0.4\text{V}$
Input Current at Maximum Input Voltage	$I_I$			15	$\mu\text{A}$	$V_{CC} = 5.25\text{V}$ $V_I = 5.55\text{V}$
High Level Input Current (Note 1)	$I_{IH}$			10	$\mu\text{A}$	$V_{CC} = 5.25\text{V}$ $V_{IH} = 2.7\text{V}$
Low Level Input Current(1)	$I_{IL}$			-10	$\mu\text{A}$	$V_{CC} = 5.25\text{V}$ $V_{IL} = 0.4\text{V}$
Short Circuit Output Current	$I_{OS}$		-40		mA	$V_{CC} = \text{MAX}$ (Note 2)
Supply Current	$I_{CC}$			0.1	mA	$V_{CC} = 5.25\text{V}$ Outputs disabled

Note 1. Inputs DIR and  $\bar{E}$ 

Note 2. Max. dissipation or 1 ms should not be exceeded

Note 3. All Typ. values at  $T_A = 25^{\circ}\text{C}$ ,  $V_{CC} = 5\text{V}$ 

## SWITCHING CHARACTERISTICS

Test Conditions (unless otherwise stated):

 $V_{CC} = 5\text{V}$   $T_{amb} = 25^{\circ}\text{C}$ 

Parameter	Symbol	Min	Typ	Max	Unit	Test Condition
Propagation Delay Time Low to High Output	$t_{PLH}$		22		nS	$C_L = 45\text{pF}$ $R_L = 867\Omega$
Propagation Delay Time High to Low Input	$t_{PHL}$		25		nS	
Output Enable Time to Low Level	$t_{PZL}$		41		nS	
Output Enable Time to High Level	$t_{PZH}$		40		nS	
Output Disable Time from Low Level	$t_{PLZ}$		32		nS	$C_L = 5\text{pF}$
Output Disable Time from High Level	$t_{PHZ}$		40		nS	$R_L = 867\Omega$

**ABSOLUTE MAXIMUM RATINGS**

The absolute maximum ratings are limiting values above which operating life may be shortened or specified parameters may be degraded.

Parameter	Symbol	Value
Supply Voltage	$V_{CC}$	-0.5V to 7.0V
Input Voltage	$V_I$	-0.3V to $V_{CC} + 0.3V$
Output Current	$I_O$	$\pm 75mA$
Storage Temperature	$T_S$	-65°C to 150°C
Operating Temperature	$T_{amb}$	-40°C to 85°C
Power Dissipation	$P$	450mW

**RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	$V_{CC}$	3	5	7	V
High Level, Output Current	$I_{OH}$		-24		mA
Low Level, Output Current	$I_{OL}$		24		mA
Operating Temperature	$T_{amb}$	0		70	°C

Note: 4. Voltages are with respect to  $V_{SS}/GND$




Fig.2 Voltage waveforms





ADVANCE INFORMATION **CMOS**

Advance information is issued to advise Customers of new additions to the Plessey Semiconductors range which, nevertheless, still have 'pre-production' status. Details given may, therefore, change without notice although we would expect this performance data to be representative of 'full production' status product in most cases. Please contact your local Plessey Semiconductors Sales Office for details of current status.

# MV74SC373, MV74SC374, MV74SC533 MV74SC534, MV74SC563, MV74SC564 MV74SC573, MV74SC574

## 3-STATE OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE TRIGGERED FLIP-FLOPS

This family of 8 bit latches features 3-state operation and is designed for use in high speed, bus oriented systems. The '373 appears transparent to data (outputs change asynchronously) when Latch Enable, LE, is HIGH. When LE is LOW, data meeting the set up times becomes latched. The '374 latches hold their individual data when meeting set up times with the clock, CK, LOW-to-HIGH transition. With both devices OE does not affect the state of the latches, but when OE is HIGH the outputs become high impedance. Data may thus be latched even when the device is deselected. The family offers a choice of inverted or non-inverted outputs.

The devices are available in 20-lead ceramic DIL (DG) package.

### FEATURES

- Equivalent to 74LS Series
- Low Power ISO-CMOS Technology
- Short Propagation Delay
- Improved Noise Margins, with Input Hysteresis
- Bus Oriented 3-State Outputs
- High Current, Sink/Source Capability

### DEVICE SELECTION

Product	Format	Output
MV74SC373	transparent latch	non-inverted <i>19, 16</i>
MV74SC374	D type flip-flop	non-inverted
MV74SC533	transparent latch	inverted
MV74SC534	D type flip-flop	inverted
MV74SC563	transparent latch	inverted
MV74SC564	D type flip-flop	inverted
MV74SC573	transparent latch	non-inverted
MV74SC574	D type flip-flop	non-inverted




Fig.1 MV74SC373 and MV74SC573

**RECOMMENDED OPERATING CONDITIONS**

PARAMETER		SYMBOL	MIN	TYP	MAX	UNIT
Supply voltage		$V_{CC}$	3	5	7	V
High level output current		$I_{OH}$		-24		mA
Low level output current		$I_{OL}$		24		mA
Operating free-air temperature		$T_{amb}$	0		70	°C
Width of clock/enable pulse,		$t_w$	15			nS
Data set up time	MV74SCXX3	$t_{su}$	0↓	2↓	20↑	nS
	MV74SCXX4			20↑		nS
Data hold time	MV74SCXX4	$t_h$	10↓			nS
	MV74SCXX4		0↑			nS

1. The arrow indicates clock/enable transition: ↓ LOW to HIGH, ↑ HIGH to LOW
2. Voltage values are with respect to  $V_{SS}/GND$

**ELECTRICAL CHARACTERISTICS**

Test conditions (unless otherwise stated):

$T_{amb} = 0^{\circ}C$  to  $+70^{\circ}C$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
High level input voltage	$V_{IH}$	2.0			V	$V_{CC} = 5.25V$
Low level input voltage	$V_{IL}$			0.8	V	$V_{CC} = 4.75V$
Hysteresis ( $V_T + - V_T -$ ) LE,CK,OE			0.3		V	
High level output voltage	$V_{OH}$	2.4 4.35			V	$V_{CC} = 4.75V, I_{OH} = -10mA$ $I_{OH} = -2mA$
Low level output voltage	$V_{OL}$			0.4	V	$V_{CC} = 4.75V, I_{OL} = 10mA$
Input current at maximum input voltage	$I_I$			15	μA	$V_{CC} = 5.25V, V_I = 5.55V$
High level input current any input	$I_{IH}$			10	μA	$V_{CC} = 5.25V, V_I = 2.7V$
Low level input current	$I_{IL}$			-10	μA	$V_{CC} = 5.25V, V_I = 0.4V$
Off-state output current high-level voltage applied	$I_{OZH}$			20	μA	$V_{CC} = 5.25V, V_O = 2.7V$
Off-state output current, low-level voltage applied	$I_{OZL}$			-20	μA	$V_{CC} = 5.25V, V_O = 0.4V$
Short circuit current (Note 3)	$I_{OS}$			-40	mA	$V_{CC} = 6.25V$
Quiescent supply current	$I_{CC}$			0.1	mA	$V_{CC} = 5.25V, \text{outputs disabled}$

3. Max. dissipation or 1mS duration should not be exceeded.
4. All TYP. values at  $T_{amb} = 25^{\circ}C, V_{CC} = 5V$

**SWITCHING CHARACTERISTICS (Fig. 5)**

Test conditions (unless otherwise stated):

$V_{CC} = 5V, T_{amb} = +25^{\circ}C$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT	TEST CONDITIONS
Propagation delay time, low-to-high level output	$t_{PLH}$		55		nS	MV74SC373, MV74SC573 $C_L = 45pF$ MV74SC533, MV74SC563
			80			
Propagation delay time high-to-low level output	$t_{PHL}$		55		nS	MV74SC374, MV74SC574 $C_L = 667$ MV74SC534, MV74SC564
			80			
Output enable time to low level	$t_{PZL}$		40		nS	$C_L = 5 pF$ $R_L = 667$
Output enable time to high level	$t_{PZH}$		40		nS	
Output disable time from low level	$t_{PLZ}$		33		nS	
Output disable time from high level	$t_{PHZ}$		72		nS	
Operating frequency	$f_{MAX}$		20		MHZ	

5. Maximum clock frequency is tested with all outputs loaded.

**ABSOLUTE MAXIMUM RATINGS**

The absolute maximum ratings are limiting values above which operating life may be shortened or specified parameters may be degraded.

PARAMETER	SYMBOL	VALUE
Supply voltage	$V_{CC}$	-0.5V to 7.0V
Input voltage	$V_I$	-0.3V to $V_{CC} + 0.3V$
Output current, per output	$I_O$	±75mA
Operating temperature	$T_{amb}$	-40°C to +85°C
Storage temperature	$T_S$	-85°C to 150°C
Package power dissipation	P	450mW




Fig.2 MV74SC533 and MV74SC563




Fig.3 MV74SC374 and MV74SC574




Fig.4 MV74SC534 and MV74SC564




Fig.5 Voltage waveforms (enable, disable and propagation delay times)

**PIN FUNCTIONS**

Pin	Description
$D_{0-7}$	Data Inputs
$O_{0-7}$	Non Inverted Data Outputs
$\bar{O}_{0-7}$	Inverted Data Outputs
$\bar{OE}$	Output Enable
CK	Clock Input
$\bar{LE}$	Latch Enable
$V_{CC}$	Positive Supply Voltage
$V_{SS}/GND$	System Ground



Advance information is issued to advise Customers of new additions to the Plessey Semiconductors range which, nevertheless, still have 'pre-production' status. Details given may, therefore, change without notice although we would expect this performance data to be representative of 'full production' status product in most cases. Please contact your local Plessey Semiconductors Sales Office for details of current status.

# MV8820

## DUAL-TONE MULTI-FREQUENCY (DTMF) RECEIVER/DECODER

The MV8820 is a CMOS/LSI circuit designed to detect all 16 DTMF combinations of mixed tones using digital circuit techniques. The circuit accepts the tones after filtering, separating and squaring of the high and low frequency groups. It then converts the input signals into digital output codes which represent the number that was originated at the transmitting unit. The circuit will accurately discriminate between adjacent frequencies in both the high and low bands in the presence of noise and normal voices. The actual algorithm used was developed empirically in actual telecommunication environments and by using the statistical differences between noise, tone and speech.

The internal timebase uses a 3.58MHz crystal to provide accurate detection. A built-in Power-On Reset ensures proper start-up whenever power is applied or reapplied to the circuit. Either 5V or 12 to 15V operation is offered as a result of an on-chip power supply regulator circuit.

The output code converter consists of a ROM which provides two different 8-bit code formats. These are; a 2-of-8 (4 rows and 4 columns) or 4-bit hexadecimal and a 4-bit code compatible with the GIAY-5-9100 Dial Pulse Converter circuit. The 8 outputs are latched and buffered 3-state circuitry.

### FEATURES

- Central Office Quality Detection
- Excellent Voice Talk-Off
- Detect Times Down to 20ms
- 5V to 15V Operation
- Latched 3-State Buffered Outputs
- STD 24 Pin Package
- Detects all 16 DTMF Combinations
- 3 Output Codes Available
- Uses STD 3.58 MHz TV Crystal
- Built-In Power-On Reset
- Low Power CMOS Circuitry
- Adjustable Acquisition and Release Times




Fig.1 Pin connections

Steering logic and a guard time input are provided to offer adjustable 'acquire time' and 'release time' of circuit. The MV8820 is available in Plastic DIL (DP, -40°C to C+85°C), Ceramic DIL (DG, -40°C to +85°C).




Fig.2 MV8820 functional block diagram




Fig.3 Power supply optional connections



## PIN FUNCTIONS

PIN	NAME	DESCRIPTION
1 2	OSC 2 OSC 1	<b>Oscillator Inputs.</b> Input and output of inverter circuit, to which a 3.57954S MHz TV color-burst crystal is connected.
3	RESET	<b>Reset Input.</b> A logic HIGH on this pin causes the circuit to be reset to start of detect mode.
4 5	CO 1 CO 2	<b>18.2KHz Clock Outputs.</b> Non-overlapping active-level HIGH signals for use with external circuits.
6	FH	<b>High Frequency Group (active HIGH) Input.</b> Accepts and detects the high band frequencies of 1209Hz, 1336Hz, 1477Hz and 1633Hz.
7 8 9 10	L 1 L 2 L 3 L 4	<b>Low-Group (active HIGH) Outputs.</b> With a logic HIGH on the SEL Input (pin 14), this low-group output will provide the low end of the 2-of-8 code format when combined with the high-group outputs. A logic LOW on SEL (pin 14) will cause these to provide a hexadecimal code format output.
11	TOE	<b>3-State Output Enable Input.</b> A logic HIGH on this input pin will cause the 8 buffered outputs to remain in their high-impedance state.
12	VSS	Negative Logic Voltage Input Terminal.
13	VEE	Negative Voltage Input Terminal.
14	SEL	<b>Select Code Input.</b> A logic HIGH on this input selects the 2-of-8 code output on L1, L2, L3, L4, H1, H2, H3, H4 pins. While a logic LOW on this pin causes L1, L2, L3, L4 to be a hexadecimal code, and H1, H2, H3, H4 to be in a code format compatible for the G.I. AY-5-9100 device.
15 16 17 18	H1 H2 H3 H4	<b>High-Group (active HIGH) outputs.</b> A logic HIGH on the SEL input (pin 14) cause these outputs to provide the high end of a 2-of-8 code format when combined with the low-group outputs. When a logic LOW is applied to the SEL input, these outputs provide a code which is compatible with the GI AY-5-9100 device.
19	INH	<b>Inhibit Input.</b> A logic HIGH on this input pin will inhibit the circuit from detecting the input frequencies corresponding to the 6 tone-pairs normally not used. This further improves "talk-off" for these applications.
20	FL	<b>Low Frequency Group (active HIGH) Input.</b> Accepts and detects the low band frequencies of 697Hz, 770Hz, 852Hz and 941Hz.
21	EST	<b>Early Steering (active HIGH) Output.</b> This output will go to a logic HIGH state as soon as a recognizable tone-pair is detected. A noise spike, a frequency drift or even a momentary drop in the incoming tones will cause this pin to return to a logic LOW state.
22	ST	<b>Steering Input.</b> A logic HIGH level applied to this input will cause the circuit to accept and latch the code for the tone-pair detected. It also causes the GT output (pin 21) to go to a logic HIGH. A logic LOW level on this pin will release the circuit to accept a new tone-pair. GT output will return to a logic LOW state.
23	GT	<b>Guard Time Output.</b> This output goes to a logic HIGH when the circuit detects and accepts a valid tone-pair. It will return to a logic LOW whenever the ST input (pin22) detects logic LOW level.
24	VDD	Positive Voltage Input Terminal

## ABSOLUTE MAXIMUM RATINGS

The absolute maximum ratings are limiting values above which operating life may be shortened or specified parameters may be degraded.

## MV8820

DC Supply Voltage, $V_{DD}$	-0.5 to +16V
Logic Negative Supply, $V_{SS}$	-0.5V to $V_{DD}$
Input Voltage, All Inputs, $V_{IN}$	-0.25 to $V_{DD} + 0.25V$
Operating Temperature Range, $T_{amb}$	-40°C to +85°C
Storage Temperature Range, $T_{STG}$	DG: -55°C to +175°C DP: -55°C to +125°C

OUTPUT FORMATS		SEL=H (2-of-8 Code)								SEL = L (Hexadecimal Code), H format compatible with GIAV-5-9100 Unit.							
		L1	L2	L3	L4	H1	H2	H3	H4	L1	L2	L3	L4	H1	H2	H3	H4
ORIGINAL DATA TRANSMITTED	1	H	L	L	L	H	L	L	L	H	L	L	L	L	L	L	L
	2	H	L	L	L	L	L	H	L	L	H	L	L	L	L	H	L
	3	H	L	L	L	L	L	L	H	H	H	L	L	L	L	L	H
	4	L	H	L	L	H	L	L	L	L	L	H	L	L	L	L	H
	5	L	H	L	L	L	H	L	L	H	L	H	L	L	H	L	H
	6	L	H	L	L	L	L	H	L	L	H	H	L	L	L	H	H
	7	L	L	H	L	H	L	L	L	H	H	H	L	H	L	L	L
	8	L	L	H	L	L	H	L	L	L	L	L	H	H	H	L	L
	9	L	L	H	L	L	L	H	L	H	L	L	H	H	L	H	L
	0	L	L	L	H	L	H	L	L	L	H	L	H	L	H	H	L
	*	L	L	L	H	H	L	L	L	H	H	L	H	H	L	H	H
	#	L	L	L	H	L	L	H	L	L	L	H	H	H	L	L	H
	A	H	L	L	L	L	L	L	H	H	L	H	H	H	H	H	L
B	L	H	L	L	L	L	L	H	L	H	H	H	H	H	L	H	
C	L	L	H	L	L	L	L	H	H	H	H	H	L	H	H	H	
D	L	L	L	H	L	L	L	H	L	L	L	L	H	H	H	H	

Table 1 Output truth table

Advance information is issued to advise Customers of new additions to the Plessey Semiconductors range which, nevertheless, still have 'pre-production' status. Details given may, therefore, change without notice although we would expect this performance data to be representative of 'full production' status product in most cases. Please contact your local Plessey Semiconductors Sales Office for details of current status.

## MV8860

### DTMF DECODER

The MV8860 detects and decodes all 16 DTMF tone pairs. The device accepts the high group and low group square wave signals from a DTMF filter (MV8865) and provides a 3-state buffered 4-bit binary output. The clock signals are derived from an on-chip oscillator requiring only a single resistor and low cost crystal as external components. The MV8860 is implemented in CMOS technology and incorporates an on-chip regulator, providing low power operation and power supply flexibility.

The MV8860 is available in Plastic DIL (DP) and Ceramic DIL (DG), both with an operating temperature range of  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .




Fig.1 Pin connections (top view)

#### FEATURES

- 18 Pin DIL Package
- Central Office Quality Detection
- Excellent Voice Talk-Off
- Detect Times down to 20 ms
- Single Supply 5V, or 8 to 13V Operation
- Latched 3-State Buffered Outputs
- Detects All 16 DTMF Combinations
- Uses Inexpensive 3.58 MHz Crystal
- Low Power CMOS Circuitry
- Adjustable Acquisition and Release Times

#### APPLICATIONS

##### In DTMF Receivers For:

- End-to-end Signalling
- Control Systems
- PABX
- Central Office
- Mobile Radio
- Key Systems
- Tone to Pulse Converters




Fig.2 MV8860 functional block diagram

## DC ELECTRICAL CHARACTERISTICS

## Test conditions (unless otherwise stated):

 $T_{amb} = +25^{\circ}\text{C}$ ;  $f_c = 3.579545\text{MHz}$ 
**5V operation:**  $V_{DD} - V_{EE} = 5\text{V}$ ,  $V_{SS} = V_{EE}$ , connections as Fig.5a

**12V operation:**  $V_{DD} - V_{EE} = 12\text{V}$ ,  $R_{SSEE} = 2.5\text{k}$ , connections as Fig.5b

Outputs not loaded

For input current parameters only,  $V_{IH} = V_{IHO} = V_{DD}$ ,  $V_{IL} = V_{EE}$ ,  $V_{ILO} = V_{SS}$ 
All voltages referenced to  $V_{EE}$  unless otherwise noted.

	Characteristic	Symbol	Min	Typ	Max	Unit	Test Conditions	
S U P P L Y	Operating Supply Voltage	$V_{DD}$	4.75	5	5.25	V	Connections Fig. 5a	
	( $V_{DD} - V_{EE}$ )		8		15	V	Connections Fig. 5b	
	Internal Logic Ground Voltage	$V_{DDSS}$	4.75		5.25	V	Connections Fig. 5a	
	( $V_{DD} - V_{SS}$ )			6.5		V	Connections Fig. 5b	
	Operating Supply Current		$I_{DD}$		1.3		mA	5V
					2.5		mA	12V
		Internal Logic Ground Pin Current	$I_{SS}$		-2.2		mA	12V
		Operating Power Consumption	$P_O$		6.5		mW	5V
					30		mW	12V
I N P U T S	High Level Input Voltage	$V_{IH}$		4		V	5V	
	(All Inputs Except OSC1)			9		V	12V	
	Low Level Input Voltage	$V_{IL}$		1		V	5V	
	(All Inputs Except OSC1)			3		V	12V	
	High Level Input Voltage	$V_{IHO}$		4.5		V	5V	
	OSC1			11		V	12V	
	Low Level Input Voltage	$V_{ILO}$		0.5		V	5V Ref $V_{SS}$	
	OSC1			0.5		V	12V Ref $V_{SS}$	
		Steering Input Threshold Voltage	$V_{Tst}$		2.5		V	5V
					6		V	12V
		Pull Down Sink Current	$I_{IH1}$		25		$\mu\text{A}$	5V
		(IN $\dagger$ )			190		$\mu\text{A}$	12V
	Pull Up Source Current	$I_{ILT}$		7		$\mu\text{A}$	5V	
	(TOE)			55		$\mu\text{A}$	12V	
	Input High Leakage Current	$I_{IH}$		1		$\mu\text{A}$	5V or 12V	
	Input Low Leakage Current	$I_{IL}$		1		$\mu\text{A}$		
O U T P U T S	High Level Output Voltage	$V_{OH}$		4.5		V	5V	
	(All Outputs Except OSC2)			11		V	12V	
	Low Level Output Voltage	$V_{OL}$		0.5		V	5V	
	(All Outputs Except OSC2)			1		V	12V	
	High Level Output Voltage	$V_{OHO}$		4.5		V	5V	
	OSC2			11.5		V	12V	
	Low Level Output Voltage	$V_{OLO}$		0.5		V	5V Ref $V_{SS}$	
	OSC2			0.5		V	12V Ref $V_{SS}$	
O U T P U T S	Output Drive Current	P Channel Source	$I_{OH}$		0.5	mA	5V $V_{OH} = 4.5\text{V}$	
					0.5	mA	12V $V_{OH} = 11.5\text{V}$	
	Except OSC2)	N Channel Sink	$I_{OL}$		1.0	mA	5V $V_{OL} = 0.5\text{V}$	
					1.0	mA	12V $V_{OL} = 0.5\text{V}$	
	Output Drive Current	P Channel Source	$I_{OHO}$		100	$\mu\text{A}$	5V $V_{OH} = 4.5\text{V}$	
					100	$\mu\text{A}$	12V $V_{OH} = 11.5\text{V}$	
	OSC2	N Channel Sink	$I_{OLO}$		150	$\mu\text{A}$	5V $V_{OL} = 0.5\text{V}$	
					150	$\mu\text{A}$	12V $V_{SS} = 0.5\text{V}$	
	Tristate Output Current	$L_1 - L_4 = H$	$L_1 - L_4 = L$	$I_{Oz}$		35	nA	5V Appl $V_{OL} = 0\text{V}$
						100	nA	5V Appl $V_{OH} = 5\text{V}$
					100	nA	12V Appl $V_{OL} = 0\text{V}$	
					300	nA	12V Appl $V_{OH} = 12\text{V}$	

All "typical" parametric information is for design aid only, not guaranteed and not subject to production testing.

## AC ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):

$$T_{amb} = +25^{\circ}\text{C}; V_{DD} = +5\text{V}; f_c = 3.579545\text{MHz}$$

		Characteristic	Symbol	Min	Typ	Max	Unit	Test Conditions	
1	D E T E C T O R	Tone Frequency Deviation Accept	$\Delta f_A$		$\pm 2.5$		% Nom.		
2		Tone Frequency Deviation Reject	$\Delta f_R$		$\pm 3.5$		% Nom.		
3		Tone Present Detection Time	$t_{DP}$	8	10	15	ms		
4		Tone Absent Detection Time	$t_{DA}$	0.6	4	10	ms		
5		Guard Time (Adjustable)	$t_{GT(P \text{ or } E)}$		20		ms	See Fig. 3	
6		Time to Receive = ( $t_{DP} + t_{GTP}$ )	$t_{REC}$	28	30	35	ms	Fig. 7a R = 300k $\Omega$ C = 0.1 $\mu$ F	
7		Invalid Tone Duration ( $f_n$ of $t_{REC}$ )	$t_{REC}$			20	ms		
8		Interdigit Pause = ( $t_{DA} + t_{GTA}$ )	$t_{ID}$	30			ms		
9		Acceptable Drop Out ( $f_n$ of $t_{ID}$ )	$t_{DO}$			20	ms		
10		I/P	FL FH Input Transition Time	$t_T$				us	10% - 90% $V_{DD}$
11		Capacitance Any Input	C		5		pF		
12	O U T P U T S	Propogation Delay St to L <sub>1</sub> - L <sub>4</sub>	$t_{PL}$		8		$\mu$ s	$V_{DD}$ 5V	
13					8		$\mu$ s	$V_{DD}$ 12V	
14		Propogation Delay St to StD	$t_{PSID}$		12		$\mu$ s	$V_{DD}$ 5V	
15					12		$\mu$ s	$V_{DD}$ 12V	
16		Propogation Delay TOE to L <sub>1</sub> - L <sub>4</sub>	$t_{PTE}$	Enable		300		ns	$V_{DD}$ 5V
17				Disable		200		ns	$V_{DD}$ 12V
18					300		ns	$V_{DD}$ 5V	
19					200		ns	$V_{DD}$ 12V	
20			Crystal/Clock Frequency	$f_c$		3.5795		MHz	OSC 1      OSC 2
21	C L O C K	Clock Input	Rise Time	$t_{LHCl}$		110	ns	10% - 90% Externally	
22			Fall Time	$t_{HLCl}$		110	ns	$V_{DD} = V_{SS}$ Applied	
23		(OSC 1)	Duty Cycle	DC <sub>Cl</sub>	50		%	Clock	
24		Clock Output (OSC 2)	Capacitive Load	$C_{LOC}$				pF	With Clock Drive to OSC 1
25				$C_{LOX}$				nF	Sinusoidal Output With Crystal

## ABSOLUTE MAXIMUM RATINGS

The absolute maximum ratings are limiting values above which operating life may be shortened or specified parameters may be degraded.

Parameter	Min	Max		Max	
$V_{DD} - V_{EE}$		16	V	Power Dissipation	
					DG Package*      1000mW
$V_{DD} - V_{SS}$ (Low Impedance Supply)		5.5	V	DP Package**      450mW	
Voltage on any pin except OSC1 OSC2	$V_{EE} - 0.3$	$V_{DD} + 0.3$	V	* Derate 16mW/°C above 75°C ** Derate 6.3mW/°C above 25°C All leads soldered to PC board.	
Voltage OSC1 OSC2	$V_{SS} - 0.3$	$V_{DD} + 0.3$	V		
Max current at any pin (except $V_{DD}$ & $V_{EE}$ )		10	mA		
Operating Temperature	DP/DG Package	-40	+85		°C
Storage Temperature	DG Package	-55	+175		°C
	DP Package	-55	+125	°C	

03 P2 01 07

Original Tone Character		TOE	L4	L3	L2	L1
DR	X	L	Z	Z	Z	Z
	1	H	L	L	L	H
	2	H	L	L	H	L
	3	H	L	L	H	H
	4	H	L	H	L	L
	5	H	L	H	L	H
	6	H	L	H	H	L
	7	H	L	H	H	H
	8	H	H	L	L	L
	9	H	H	L	L	H
	0	H	H	L	H	L
D	*	H	H	L	H	H
	#	H	H	L	L	L
	A	H	H	H	L	H
	B	H	H	H	H	L
	C	H	H	H	H	H
D	H	L	L	L	L	

(a) Output coding

Detected Character	INH	Est
None	∅	L
X	L	H
DR	H	H
D	H	L

(b) Inhibit function

Est	St	GT	StD*
L	L	L	L
H	L	Z	L
L	H	Z	H
H	H	H	H

(c) Steering


\* DELAYED WRT St.

FOR THE PURPOSE OF THESE TABLES CONSIDER:

$V_{St} < V_{TSt}$  LOGIC LOW (L)  
 $V_{St} > V_{TSt}$  LOGIC HIGH (H)

H = LOGIC HIGH    L = LOGIC LOW  
 ∅ = "DON'T CARE" LOGIC HIGH OR LOW  
 Z = HIGH IMPEDANCE    X = ANY CHARACTER

Table 1 Coding data



- A) SHORT TONE BURSTS : DETECTED, TONE DURATION IS INVALID
- B) TONE # n IS DETECTED, TONE DURATION IS VALID, DECODED TO OUTPUTS.
- C) END OF TONE # n IS DETECTED AND VALIDATED.
- D) 3 STAGE OUTPUTS DISABLED (HIGH IMPEDANCE).
- E) TONE # n + 1 IS DETECTED, TONE DURATION IS VALID, DECODED TO OUTPUTS.
- F) TRISTATE OUTPUTS ARE ENABLED. ACCEPTABLE DROP OUT OF TONE # n + 1 DOES NOT REGISTER AT OUTPUTS.
- G) END OF TONE # n + 1 IS DETECTED AND VALIDATED.

Fig.3 Timing diagram



## PIN FUNCTIONS

Pin	Name	Description	
1	OSC2	CLOCK OUTPUT	3.58MHz crystal with parallel 5M $\Omega$ resistor connected between these pins completes internal oscillator, running between V <sub>DD</sub> and V <sub>SS</sub> .
2	OSC1	CLOCK INPUT	
3	IC	Internal connection for testing only (reset) Note 1	
4	FH	High frequency group input. Accepts single rectangular wave High group tone from DTMF filter	
5	L1	Data Outputs. 3 state buffered Provides 4 Bit binary word corresponding to the tone pair decoded, when enabled by TOE See Table 1 for state table	
6	L2		
7	L3		
8	L4		
9	TOE	3 state output enable input. Logic high on this input enables outputs L1-L4. Internal pull up	
10	V <sub>SS</sub>	Internal logic ground. For V <sub>DD</sub> - V <sub>EE</sub> = 5V V <sub>SS</sub> connected to V <sub>EE</sub> . For V <sub>DD</sub> - V <sub>EE</sub> > 8V, V <sub>SS</sub> connected via resistor to V <sub>EE</sub> see Fig. 5	
11	V <sub>EE</sub>	Negative power supply. External logic ground	
12	INH	Inhibit input. Logic high inhibits detection of tones representing characters #, *, A, B, C, D. Internal pull down	
13	FL	Low frequency group input. Accepts single rectangular wave low group tone from DTMF filter	
14	St	Steering input. A voltage greater than V <sub>TSt</sub> on this input causes the device to accept validity of the detected tone pair and latch the corresponding codeword at the outputs Voltage < V <sub>TSt</sub> on this pin frees the device to accept a new tone pair. See Table 1c and Functional Description	
15	StD	Delayed Steering Output. Flags when a valid tone pair has been received. Presents logic high when output latch updated. When St voltage exceeds V <sub>TSt</sub> . Returns to logic low when St voltage falls below V <sub>TSt</sub>	
16	EST	Early Steering Output. Presents a logic high immediately the digital algorithm detects a recognisable tone pair. Any momentary loss of the incoming tone or excessive distortion of the tone will cause EST to return to a logic low	
17	GT	Guard Time Output. 3 state output. Normally connected to St, is used in the steering algorithm and is a function of St and EST (See Table 1c)	
18	V <sub>DD</sub>	Positive power supply	

Note 1: Must be left open circuit.

OPERATING NOTES

The MV8860 is a CMOS Digital DTMF detector and decoder. Used in conjunction with a suitable DTMF filter (MV8865) it can detect and decode all 16 Standard DTMF tone pairs, accurately discriminating between adjacent frequencies in both high and low groups in the presence of noise and normal voice signals.

To form a complete DTMF receiver the MV8860 must be preceded by a DTMF filter, the function of which is to separate the high group and low group components of the composite dual tone signal and limit the resulting pair of sinewave signals to produce rectangular wave signals having the same frequencies as the individual components of the composite DTMF input. The high group and low group rectangular waves are applied to the MV8860s FH and FL inputs, respectively. The MV8865 DTMF filter provides these functions.

Within the MV8860 the FL and FH signals are operated on by a complex averaging algorithm. This is implemented using digital counting techniques (Control/Discriminators, Fig.2) to determine the frequencies of the incoming tones and verify that they correspond to standard DTMF frequencies. When both high group and low group signals have been simultaneously detected, a flag ESt (Logic High), is generated. ESt is generated (cancelled) rapidly on detecting the presence (absence) of a DTMF tone pair (see Fig.3) and is used to perform a final validity check.

The final validity check requires the input DTMF signal to be present uninterrupted by drop out or excessive distortion (which would result in ESt being cancelled) for a minimum time ( $t_{REC}$ ) before being considered valid. This contributes greatly to the talk off performance of the system. The check also imposes a minimum period of 'tone absent' before a valid received tone is recognised as having ended. This allows short periods of drop out ( $t_{DO}$ ) or excessive noise to occur during a received tone, without it being misinterpreted as two successive characters by the steering circuit (ESt, St, GT). A capacitor C (Fig.7a) is charged via resistor R from ESt which a DTMF tone pair is detected. After a period  $t_{GTP}$ ,  $V_C$  exceeds the St input threshold voltage  $V_{St}$ , setting an internal flag indicating the detected signal is valid. Functioning of the check algorithm is completed by the three state output GT which is

normally connected to St and operates under the control of ESt and St. Its mode of operation is shown by the steering state table (Table 1c) and timing diagram (Fig.3).

Internally the presence of the ESt flag allows the control/discriminator to identify the detected tones to the code converter which in turn presents a 4 bit binary code word, corresponding to the original transmitted character, to the output latch. The appearance of the internal St flag clocks the latch, presenting the output code at the tristate outputs  $L_1$  to  $L_4$ . The St internal flag is delayed (by  $t_{PSID}$ ) and appears at the StD output to provide a strobe output function indicating that a new character has been received and the output updated. StD will return to a logic low after the St flag has been reset by  $V_C$  (Fig.7a) falling below  $V_{TSt}$ .

Increasing the 'time to receive' ( $t_{REC}$ ) tends to further improve talk off performance (discrimination against voice simulation of a DTMF tone pair) but degrades the acceptable signal to noise ratio for the incoming signal. Increasing interdigit pause  $t_{ID}$  further reduces the probability of receiving the same character twice and improves acceptable signal to noise ratio but imposes a longer interdigit pause. Reducing  $t_{REC}$  or  $t_{ID}$  has the opposite effect respectively. The values of  $t_{REC}$  and  $t_{ID}$  can be tailored by adjusting  $t_{GTP}$  and  $t_{GTA}$  as shown in Fig.7.

When  $L_1$  to  $L_4$  are connected to a data bus TOE may be controlled by external circuitry or connected directly to StD automatically enabling the outputs whenever a tone is received. In either case StD may be used to flag external circuitry indicating a character has been received.

The MV8860 may be operated from either a 5V or 8 to 15V supply by use of the internal zener reference. The relevant connection diagrams are shown in Fig.5.

When using the MV8860 with the MV8865 DTMF filter it is only necessary to use the MV8865 crystal oscillator (see Fig.6). When using the higher supply voltage range the MV8865 OSC2 output should be capacitively coupled to the MV8860 OSC1 input as shown in Fig.6.

Where it is desirable to receive only the characters available on a rotary dial telephone, taking INH to a logic high inhibits detection of the additional DTMF characters. Incidentally this also further improves talk off due to the reduced number of detectable tones.




Fig.4 DTMF matrix, indicating character-tone pair correspondence




Fig.5 Power supply connection options




Fig.6 Single-ended input receiver using the MV8865 (5 V operation)




Fig.7 Guard time adjustment





Advance information is issued to advise Customers of new additions to the Plessey Semiconductors range which, nevertheless, still have 'pre-production' status. Details given may, therefore, change without notice although we would expect this performance data to be representative of 'full production' status product in most cases. Please contact your local Plessey Semiconductors Sales Office for details of current status.

# MV8862/3

## DTMF DECODER

The MV8862 and MV8863 each detect and decode all 16 DTMF tone pairs. The devices accept the high group and low group square wave signals from a DTMF FILTER (MV8865) and provide a 3 state buffered 8 Bit binary output with a choice of 3 coding formats. The two devices differ only in the specific output code formats they provide. The clock signals are derived from an on-chip oscillator requiring only a single resistor and low cost crystal as external components. The MV8862/3 is implemented in CMOS technology and incorporates an on chip regulator, providing low power operation and power supply flexibility.

The MV8862/3 are available in Plastic DIL (DP) and Ceramic DIL (DG), both with operating temperature range of -40°C to +85°C.




Fig.1 Pin connections (top view)

### FEATURES

- Hex or 2 of 8 Output Codes
- Central Office Quality Detection
- Excellent Voice Talk-Off
- Detect Times down to 20ms
- Single Supply 5V, or 8 to 13V Operation
- Latched 3-State Buffered Outputs
- Detects All 16 DTMF Combinations
- Uses Inexpensive 3.58 MHz Crystal
- Low Power CMOS Circuitry
- Adjustable Acquisition and Release Times

### APPLICATIONS

- In DTMF Receivers For:**
- End-to-end Signalling
  - Control Systems
  - PABX
  - Central Office
  - Mobile Radio
  - Key Systems
  - Tone to Pulse Converters




Fig.2 MV8862/3 functional block diagram

## DC ELECTRICAL CHARACTERISTICS

## Test conditions (unless otherwise stated):

 $T_{amb} = +25^{\circ}\text{C}; f_c = 3.579545\text{MHz}$ 
**5V operation:**  $V_{DD} - V_{EE} = 5\text{V}, V_{SS} = V_{EE}$ , connections as Fig.5a

**12V operation:**  $V_{DD} - V_{EE} = 12\text{V}, R_{SSEE} = 900\Omega$ , connections as Fig.5b

Outputs not loaded

For input current parameters only,  $V_{IH} = V_{IHO} = V_{DD}, V_{IL} = V_{EE}, V_{ILO} = V_{SS}$ All voltages referenced to  $V_{EE}$ 

	Characteristics	Symbol	Min	Typ	Max	Unit	Test Conditions	
1	Operating Supply Voltage ( $V_{DD} - V_{EE}$ )	$V_{DD}$	4.75	5	5.25	V	Connections Fig. 5a	
			8		13	V	Connections Fig. 5b	
	3	Internal Logic Ground Voltage ( $V_{DD} - V_{SS}$ )	$V_{DDSS}$	4.75		5.25	V	Connections Fig. 5a
4			6.0	6.5	7.5	V	Idd = 7mA	
5	Operating Supply Current	$I_{DD}$		1.3	4	mA	5V	
6				2.5	5	mA	12V $V_{DD} - V_{SS} = 5.5\text{V}$	
7	Internal Logic Ground Pin Current	$I_{SS}$		5.52	6.7	mA	12V $R_{SSEE} = 900\Omega$	
8	Operating Power Consumption	$P_o$		6.5		mW	5V	
9				66			mW	12V
INPUTS	High Level Input Voltage (All Inputs Except OSC1)	$V_{IH}$	3.5			V	5V	
			8.5			V	12V	
	Low Level Input Voltage (All Inputs Except OSC1)	$V_{IL}$			1.5	V	5V	
					3.5	V	12V	
	High Level Input Voltage OSC1	$V_{IHO}$	3.5			V	5V	
			10.5			V	12V	
	Low Level Input Voltage OSC1	$V_{ILO}$			1.5	V	5V Ref $V_{SS}$	
					1.5	V	12V Ref $V_{SS}$	
	Steering Input Threshold Voltage	$V_{TSt}$	2.04	2.27	2.5	V	5V	
			5.4	6.00	6.6	V	12V	
	Pull Down Sink Current (INH, Sel)	$I_{SI}$	10	25	75	$\mu\text{A}$	5V	
			10	190	400	$\mu\text{A}$	12V	
	Pull Up Source Current (TOE)	$I_{SO}$	2	7	45	$\mu\text{A}$	5V	
			2	7	45	$\mu\text{A}$	12V	
	Input High Leakage Current	$I_{IH}$		0.1	1.5	$\mu\text{A}$	5V or 12V	
Input Low Leakage Current	$I_{IL}$		0.1	1.5	$\mu\text{A}$			
OUTPUTS	High Level Output Voltage (All Outputs Except OSC2)	$V_{OH}$	4.9			V	5V	
			11.9			V	12V	
	Low Level Output Voltage (All Outputs Except OSC2)	$V_{OL}$			0.1	V	5V	
					0.1	V	12V	
	High Level Output Voltage OSC2	$V_{OH}$	4.9			V	5V	
		11.9			V	12V		
32	Low Level Output Voltage OSC2	$V_{OL}$			0.1	V	5V Ref $V_{SS}$	
				0.1	V	12V Ref $V_{SS}$		
34	Output Drive Current (All Outputs Except OSC2)	P Channel Source	$I_{OH}$	0.4	0.6	mA	5V $V_{OH} = 4.6\text{V}$	
35		N Channel Sink	$I_{OL}$	0.5	0.8	mA	12V $V_{OH} = 11.5\text{V}$	
36	Output Drive Current OSC2	P Channel Source	$I_{OH}$	0.8	1.2	mA	5V $V_{OL} = 0.4\text{V}$	
37		N Channel Sink	$I_{OL}$	1.0	1.6	mA	12V $V_{OL} = 0.5\text{V}$	
38	Tristate Output Current (High Impedance State)	$Q_1 - Q_8 = H$	$I_{OZ}$		0.035	1.5	$\mu\text{A}$	5V Appl $V_{OL} = 0\text{V}$
39		$Q_1 - Q_8 = L$			0.10	1.5	$\mu\text{A}$	5V Appl $V_{OH} = 5\text{V}$
40	$Q_1 - Q_8 = H$			0.10	1.5	$\mu\text{A}$	12V Appl $V_{OL} = 0\text{V}$	
41	$Q_1 - Q_8 = L$			0.30	1.5	$\mu\text{A}$	12V Appl $V_{OH} = 12\text{V}$	

All "typical" parametric information is for design aid only, not guaranteed and not subject to production testing.

## AC ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):

$$T_{amb} = +25^{\circ}\text{C}; V_{DD} = +5\text{V}; f_c = 3.579545\text{MHz}$$

		Characteristic	Symbol	Min	Typ*	Max	Unit	Test Conditions	
1	D E T E C T O R	Tone Frequency Deviation Accept	$\Delta f_A$			$\pm 2.5$	% Nom.		
2		Tone Frequency Deviation Reject	$\Delta f_R$	$\pm 3.5$			% Nom.		
3		Tone Present Detection Time	$t_{DP}$	8	10	15	ms		
4		Tone Absent Detection Time	$t_{DA}$	0.6	4	10	ms		
5		Guard Time	$t_{GT(P \text{ or } E)}$		Adjustable. Functions of $t_{GT}$ . See Figs 3, 6, 7.				
6		Time to Receive = ( $t_{DP} + t_{GTP}$ )	$t_{REC}$						
7		Invalid Tone Duration ( $f_n$ of $t_{REC}$ )	$t_{REC}$						
8		Interdigit Pause = ( $t_{DA} + t_{GTA}$ )	$t_{IP}$						
9		Acceptable Drop Out ( $f_n$ of $t_{IP}$ )	$t_{DO}$						
10	I/P	FL FH Input Transition Time	$t_T$			1.0	$\mu\text{s}$	10% - 90% $V_{DD}$	
11		Capacitance Any Input	C		5	7.5	pF		
12	O U T P U T S	Delay St to $Q_1 - Q_8$	$t_{PL}$		8	11	us	$V_{DD}$ 5V or 12V	
14		Delay St to StD	$t_{PSID}$		12	14	$\mu\text{s}$	$V_{DD}$ 5V or 12V	
15		Synch. Delay $Q_1 - Q_8$ to StD	$t_{QSID}$		3.43		$\mu\text{s}$		
16		Propogation Enable	$t_{PTE}$		300		ns	$V_{DD}$ 5V	
17		Delay TOE to $Q_1 - Q_8$	$t_{PTD}$	Disable	200		ns	$V_{DD}$ 12V	
18					300		ns	$V_{DD}$ 5V	
19					200		ns	$V_{DD}$ 12V	
20		C	Crystal/Clock Frequency	$f_c$	3.5759	3.5795	3.5831	MHz	OSC 1      OSC 2
21		C L O C K	Clock Input (OSC 1)	Rise Time	$t_{LHCl}$		110	ns	10% - 90% $V_{DD} - V_{SS}$
22	Fall Time			$t_{HLCl}$		110	ns		Applied Clock
23	Clock Output (OSC 2)		Duty Cycle	$DC_{Cl}$	40	50	60	%	
24			Capacitive Load	$C_{LO}$			30		
25									

## ABSOLUTE MAXIMUM RATINGS

The absolute maximum ratings are limiting values above which operating life may be shortened or specified parameters may be degraded.

Parameter		Min	Max		Max
$V_{DD} - V_{EE}$			16	V	Power Dissipation
$V_{DD} - V_{SS}$ (Low Impedance Supply)			5.5	V	DP Package**      600mW
	Voltage on any pin except OSC1 OSC2	$V_{EE} - 0.3$	$V_{DD} + 0.3$	V	* Derate 16mW/°C above 75 °C ** Derate 6.3mW/°C above 25 °C All leads soldered to PC board.
Voltage OSC1 OSC2	$V_{SS} - 0.3$	$V_{DD} + 0.3$	V		
Max current at any pin (except $V_{DD}$ & $V_{EE}$ )			10	mA	
Operating Temperature	DP/DG Package	- 40	+ 85	°C	
Storage Temperature	DG Package	- 55	+ 175	°C	
	DP Package	- 55	+ 125	°C	

Original Tone Character	TOE	Sel	8862								8863							
			Q <sub>8</sub>	Q <sub>7</sub>	Q <sub>6</sub>	Q <sub>5</sub>	Q <sub>4</sub>	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>8</sub>	Q <sub>7</sub>	Q <sub>6</sub>	Q <sub>5</sub>	Q <sub>4</sub>	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>
X	L	Q	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	
1	H	L	L	L	L	H	L	L	L	H	L	L	L	L	L	L	H	
2	H	L	L	L	L	H	L	L	L	H	L	L	L	L	L	L	H	
3	H	L	L	L	L	H	L	L	L	H	L	L	L	L	L	L	H	
4	H	L	L	L	L	H	L	L	L	H	L	L	L	L	L	L	H	
5	H	L	L	L	L	H	L	L	L	H	L	L	L	L	L	L	H	
6	H	L	L	L	L	H	L	L	L	H	L	L	L	L	L	L	H	
7	H	L	L	L	L	H	L	L	L	H	L	L	L	L	L	L	H	
8	H	L	L	L	L	H	L	L	L	H	L	L	L	L	L	L	H	
9	H	L	L	L	L	H	L	L	L	H	L	L	L	L	L	L	H	
0	H	L	L	L	L	H	L	L	L	H	L	L	L	L	L	L	H	
*	H	L	L	L	L	H	L	L	L	H	L	L	L	L	L	L	H	
#	H	L	L	L	L	H	L	L	L	H	L	L	L	L	L	L	H	
A	H	L	L	L	L	H	L	L	L	H	L	L	L	L	L	L	H	
B	H	L	L	L	L	H	L	L	L	H	L	L	L	L	L	L	H	
C	H	L	L	L	L	H	L	L	L	H	L	L	L	L	L	L	H	
D	H	L	L	L	L	H	L	L	L	H	L	L	L	L	L	L	H	
1	H	H	H	H	H	L	H	H	L	L	L	H	L	L	L	L	H	
2	H	H	H	H	H	L	H	H	L	L	L	H	L	L	L	L	H	
3	H	H	H	H	H	L	H	H	L	L	L	H	L	L	L	L	H	
4	H	H	H	H	H	L	H	H	L	L	L	H	L	L	L	L	H	
5	H	H	H	H	H	L	H	H	L	L	L	H	L	L	L	L	H	
6	H	H	H	H	H	L	H	H	L	L	L	H	L	L	L	L	H	
7	H	H	H	H	H	L	H	H	L	L	L	H	L	L	L	L	H	
8	H	H	H	H	H	L	H	H	L	L	L	H	L	L	L	L	H	
9	H	H	H	H	H	L	H	H	L	L	L	H	L	L	L	L	H	
*	H	H	H	H	H	L	H	H	L	L	L	H	L	L	L	L	H	
#	H	H	H	H	H	L	H	H	L	L	L	H	L	L	L	L	H	
A	H	H	H	H	H	L	H	H	L	L	L	H	L	L	L	L	H	
B	H	H	H	H	H	L	H	H	L	L	L	H	L	L	L	L	H	
C	H	H	H	H	H	L	H	H	L	L	L	H	L	L	L	L	H	
D	H	H	H	H	H	L	H	H	L	L	L	H	L	L	L	L	H	

Detected Character	INH	EST
None	Q	L
X	L	H
DR	H	H
D	H	L

(b) Inhibit function

EST	St	GT	StD*	StD*
L	L	L	L	H
H	L	Z	L	H
L	H	Z	H	L
H	H	H	H	L

(c) Steering

\* DELAYED FROM St.

FOR THE PURPOSE OF THESE TABLES CONSIDER:  
 $V_{St} < V_{TSt}$  LOGIC LOW (L)  
 $V_{St} > V_{TSt}$  LOGIC HIGH (H)

H = LOGIC HIGH  
 X = ANY CHARACTER  
 L = LOGIC LOW  
 Z = HIGH IMPEDANCE  
 Q = "DON'T CARE"  
 LOGIC HIGH OR LOW

(a) Output coding

Table 1 Coding data




Fig.3 Timing diagram



## PIN FUNCTIONS

Pin	Name	Description	
1	OSC2	CLOCK OUTPUT	3.58MHz crystal with parallel 5M $\Omega$ resistor connected between these pins completes internal oscillator, running between $V_{DD}$ and $V_{SS}$ .
2	OSC1	CLOCK INPUT	
3	IC	Internal connection for testing only (reset) Note 1	
4	StD	Delayed Steering Output. Flags when a valid tone pair has been received. When the St voltage exceeds $V_{TSt}$ , the output latch is updated, then StD presents a logic high. Returns to logic low when St voltage falls below $V_{TSt}$ . (See Table 1c)	
5	StD	Inverted StD.	
6	FH	High frequency group input. Accepts single rectangular wave High group tone from DTMF filter.	
7	Q1	Data outputs 3 state buffered.	
8	Q2	Provides 4 bit binary word (Sel. low) or half of 2 of 8 binary word (Sel. high), corresponding to the tone pair decoded, when enabled by TOE.	
9	Q3		
10	Q4	See Table 1 for state table.	
11	TOE	3 state output enable input. Logic high on this input enables outputs Q1-Q8. Internal pull up	
12	$V_{SS}$	Internal logic ground. For $V_{DD} - V_{EE} = 5V$ , $V_{SS}$ connected to $V_{EE}$ . For $V_{DD} - V_{EE} > 8V$ , $V_{SS}$ connected via resistor to $V_{EE}$ see Fig. 5	
13	$V_{EE}$	Negative power supply. External logic ground.	
14	Sel.	Output Code Select. Logic low on this pin selects Q1-Q4, Q5-Q8 to provide 2 different 4 bit binary output codes. A logic high selects Q1-Q8 to provide a 2 of 8 output code (See Fig. 2).	
15	Q5	Data outputs 3 state buffered.	
16	Q6	Provides 4 bit binary word (Sel. low) or half of 2 of 8 binary word (Sel. high), corresponding to the tone pair decoded, when enabled by TOE.	
17	Q7		
18	Q8	See Table 1 for state table.	
19	Inh	Inhibit input. Logic high inhibits detection of tones (D tones in Table 1a) representing characters #, *, A, B, C, D. Internal pull down.	
20	FL	Low frequency group input. Accepts single rectangular wave low group tone from DTMF filter.	
21	ESt	Early Steering Output. Presents a logic high immediately the digital algorithm detects a recognisable tone pair. Any momentary loss of the incoming tone or excessive distortion of the tone will cause ESSt to return to a logic low.	
22	St	Steering input. A voltage greater than $V_{TSt}$ on this input causes the device to accept validity of the detected tone pair and latch the corresponding codeword at the outputs Voltage less than $V_{TSt}$ on this pin frees the device to accept a new tone pair. See Table 1c and Functional Description.	
23	GT	Guard Time Output. 3 state output. Normally connected to St, is used in the steering algorithm and is a function of St and ESSt (See Table 1c)	
24	$V_{DD}$	Positive power supply	

**Note 1:** Must be left open circuit.

**OPERATING NOTES**

The MV8862 is a CMOS Digital DTMF Detector and Decoder. The MV8863 is an identical device except that it provides a different set of output codes. The codes of the MV8863 are the same as those provided by MV8820. Used in conjunction with a suitable DTMF filter (MV8865) the MV8862 or MV8863 can detect and decode all 16 Standard DTMF tone pairs, accurately discriminating between adjacent frequencies in both high and low groups in the presence of noise and normal voice signals.

To form a complete DTMF receiver the MV8862(3) must be preceded by a DTMF filter, the function of which is to separate the high group and low group components of the composite dual tone signal and limit the resulting pair of sinewave signals to produce rectangular wave signals having the same frequencies as the individual components of the composite DTMF input. The high group and low group rectangular waves are applied to the MV8862(3)s FH and FL inputs respectively. The MV8865 DTMF Filter provides these functions.

Within the MV8862(3) FL and FH signals are operated on by a complex averaging algorithm. This is implemented using digital counting techniques (Control/Discriminators, Fig.2) to determine the frequencies of the incoming tones and verify that they correspond to standard DTMF frequencies. When both high group and low group signals have been simultaneously detected, a flag ESt (Logic High), is generated. ESt is generated (cancelled) rapidly on detecting the presence (absence) of a DTMF tone pair (see Fig.3) and is used to perform a final validity check.

The final validity check requires the input DTMF signal to be present uninterrupted by drop out or excessive distortion (which would result in ESt being cancelled) for a minimum time ( $t_{REC}$ ) before being considered valid. This contributes greatly to the talk off performance of the system. The check also imposes a minimum period of 'tone absent' before a valid received tone is recognised as having ended. This allows short periods of drop out ( $t_{DO}$ ) or excessive noise to occur during a received tone, without it being misinterpreted as two successive characters by the steering circuit (ESt, St, GT). A capacitor C (Fig.7a) is charged via resistor R from ESt which a DTMF tone pair is detected. After a period  $t_{GTP}$ ,  $V_C$  exceeds the St input threshold voltage  $V_{TS}$ , setting an internal flag indicating the detected signal is valid. Functioning of the check algorithm

is completed by the three state output GT which is normally connected to St and operates under the control of ESt and St. Its mode of operation is shown by the steering state table (Table 1c) and timing diagram (Fig.3).

Internally the presence of the ESt flag allows the control/discriminator to identify the detected tones to the code converter which in turn presents an 8 bit binary code word, corresponding to the original transmitted character, to the output latch. The appearance of the internal St flag clocks the latch, presenting the output code at the tristate outputs  $Q_1$  to  $Q_8$ . The St internal flag is delayed (by  $t_{PSID}$ ) and appears at the StD output to provide a strobe output function indicating that a new character has been received and the output updated. StD will return to a logic low after the St flag has been reset by  $V_C$  (Fig.7a) falling below  $V_{TS}$ .

Increasing the 'time to receive' ( $t_{REC}$ ) tends to further improve talk off performance (discrimination against voice simulation of a DTMF tone pair) but degrades the acceptable signal to noise ratio for the incoming signal. Increasing interdigit pause  $t_{IP}$  further reduces the probability of receiving the same character twice and improves acceptable signal to noise ratio but imposes a longer interdigit pause. Reducing  $t_{REC}$  or  $t_{IP}$  has the opposite effect respectively. The values of  $t_{REC}$  and  $t_{IP}$  can be tailored by adjusting  $t_{GTP}$  and  $t_{GTA}$  as shown in Fig.7.

When  $Q_1 - Q_8$  are connected to a data bus TOE may be controlled by external circuitry or connected directly to StD automatically enabling the outputs whenever a tone is received. In either case StD may be used to flag external circuitry indicating a character has been received.

The MV8862(3) may be operated from either a 5V or 8 to 13V supply by use of the internal zener reference. The relevant connection diagrams are shown in Fig.5.

When using the MV8862(3) with the MV8865 DTMF Filter it is only necessary to use the MV8865 crystal oscillator (see Fig.6). When using the higher supply voltage range the MV8865 OSC2 output should be capacitively coupled to the MV8862(3) OSC1 input as shown in Fig.6.

Where it is desirable to receive only the characters available on a rotary dial telephone, taking INH to a logic high inhibits detection of the additional DTMF characters. Incidentally this also further improves talk off due to the reduced number of detectable tones.




Fig.4 DTMF matrix, indicating character-tone pair correspondence




Fig.5 Power supply connection options




Fig.6 Single-ended input receiver using the MV8865 (5V operation)




Fig.7 Guard time adjustment

**ELECTRICAL CHARACTERISTICS**

Test conditions (unless otherwise stated):

$T_{amb} = +25^{\circ}\text{C}$

PIN	SYMBOL	CHARACTERISTIC	LIMITS			UNIT	CONDITIONS		
			Min	Typ	Max		VDD	VSS	VEE
24	I <sub>DD</sub>	Quiescent Current with Osc. operating at 3.58 MHz.		300 1500 2500		μA <sub>dc</sub>	5V 12V 15V	0V 0V 0V	0V 0V 0V
–	V <sub>IH</sub>	Input High Voltage, all inputs.		2.75 9.00		V <sub>dc</sub>	VDD = 5V VDD = 15V		
–	V <sub>IL</sub>	Input LOW Voltage, all inputs.		2.25 6.00		V <sub>dc</sub>	VDD = 5V VDD = 15V		
–	V <sub>OH</sub>	Output HIGH Voltage, all outputs.		4.5 11.5 14.0		V <sub>dc</sub>	VDD = 5V, I <sub>OH</sub> =150μA VDD = 12V, I <sub>OH</sub> =350μA VDD = 15V, I <sub>OH</sub> =1.1μA		
–	V <sub>OL</sub>	Output LOW Voltage, all outputs.		0.25 0.25 0.25		V <sub>dc</sub>	VDD = 5V, I <sub>OL</sub> =0.4mA VDD = 12V, I <sub>OL</sub> =0.4mA VDD = 15V, I <sub>OL</sub> =2.4mA		
–	I <sub>OH</sub>	Output HIGH Current, all outputs.		-3.0 -3.0 -3.0		μA <sub>dc</sub>	VDD = 5V, V <sub>OH</sub> = 2.8V VDD = 12V, V <sub>OH</sub> = 8.1V VDD = 15V, V <sub>OH</sub> =13.1V		
–	I <sub>OL</sub>	Output LOW Current, all outputs.		1.0 3.0 8.0		μA <sub>dc</sub>	VDD = 5V, V <sub>OL</sub> =0.4V VDD = 12V, V <sub>OL</sub> =0.5V VDD = 15V, V <sub>OL</sub> =1.5V		
6/20	STV STV IPT IDT	Signal Time Valid Signal Time Not Valid Interdigit Pause Time Interdigit Drop-Out Time.	30  30		20  15	mS	See Waveforms below and Fig.4 VDD = 5V.		
–	TP	Propagation Delay, TOE to L1–L4, H1–H4.			300	nS	VDD = 5V, See Fig.4		




Fig.4 Connections for EST, GT and ST pins




Fig.5 Waveforms

Advance information is issued to advise Customers of new additions to the Plessey Semiconductors range which, nevertheless, still have 'pre-production' status. Details given may, therefore, change without notice although we would expect this performance data to be representative of 'full production' status product in most cases. Please contact your local Plessey Semiconductors Sales Office for details of current status.

## MV8865

### DTMF FILTER

The MV8865 contains both the high group and low group filtering and comparator functions required to implement a Dual Tone Multi Frequency tone receiver using a DTMF Digital Detector (i.e. MV8860/62/63). Switched capacitor techniques are used to implement the filters and the device is fabricated using Plessey Semiconductors' high density technology. The filter clocks are derived from an on-chip oscillator requiring only a low cost TV crystal as an external component. The MV8865 offers single supply operation over a wide supply voltage range and incorporates a logical power down facility.




Fig.1 Pin connections (top view)

#### FEATURES

- Provides DTMF High and Low Group Filtering
- Hard Limiting on Filter Outputs
- 6 Pole Band Pass High and Low Group Filters
- 38 dB Intergroup Attenuation
- Dial Tone Suppression
- +5 to +12 V Single Supply Operation
- Logical Power Down
- Uses Inexpensive 3.58 MHz Crystal
- Wide Dynamic Range 30 dB

#### APPLICATIONS

##### In DTMF Receivers for:

- End to End Signalling
- Control Systems
- PABX
- Central Office
- Mobile Radio
- Key Systems
- Tone to Pulse Converters




Fig.2 MV8865 functional block diagram

## DC ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):

 $T_{amb} = +25^{\circ}\text{C}$ ;  $f_{CLK} = 3.579545\text{ MHz}$ All voltages wrt  $V_{SS}$ 

Characteristic		Symbol	$V_{DD} = 5\text{ V}$			$V_{DD} = 12\text{ V}$			Unit	Test Conditions	
			Min	Typ	Max	Min	Typ	Max			
1	Operating Supply Voltage	$V_{DD}$	4.75					13	V		
2	SUPPLY	Operating Supply Current	$I_{DD}$		1.2	2.5		5	7.5	mA	PDWN = $V_{SS}$
3		Standby Supply Current	$I_{DDs}$		100	150		300	400	$\mu\text{A}$	PDWN = $V_{DD}$
4		Operating Power Consumption	$P_O$		6			60		mW	PDWN = $V_{SS}$ Fig. 6(c)
5	Standby Power Consumption	$P_S$		0.5			1.5		mW	PDWN = $V_{DD}$ C = 15pF	
6	INPUTS	Low Level Input Voltage	PDWN & OSC 1	$V_{IL}$		1.5		3.5	V		
7		High Level Input Voltage	OSC 1	$V_{IH}$	3.5		8.5		V		
8	OUTPUTS	Pull Down Sink Current	PDWN	$I_{IH}$		3	6	12	24	$\mu\text{A}$	
9		Input Current	OSC 1	$I_I$		$\pm 2.5$		$\pm 6$	$\mu\text{A}$		
10	OUTPUTS	Low Level Output Voltage	FL, FH	$V_{OL}$		0.1		0.1	V	No load	
11		High Level Output Voltage	OSC 2	$V_{OH}$	4.9		11.9		V		
12	OUTPUTS	Output Drive	N Channel	FL, FH	$I_{OL}$	0.2		0.5		mA	$V_{OL} = 0.4\text{ V (5V)}$
13			Sink	OSC 2		0.1		0.25		mA	$V_{OL} = 1.2\text{ V (12V)}$
14		Current	P Channel	FL, FH	$I_{OH}$	0.2		0.5		mA	$V_{OH} = 4.6\text{ V (5V)}$
15			Source	OSC 2		0.1		0.25		mA	$V_{OH} = 10.8\text{ V (12V)}$

## ABSOLUTE MAXIMUM RATINGS

The absolute maximum ratings are limiting values above which operating life may be shortened or specified parameters may be degraded.

Parameter		Min	Max		Parameter		Max
$V_{DD} - V_{SS}$			15	V	Power Dissipation	DG package <sup>1</sup>	850mW
Voltage on any pin		$V_{SS} - 0.3$	$V_{DD} + 0.3$	V			
Max. current at any pin			10	mA	<sup>1</sup> Derate 16mW/°C above 75°C		
Operating Temperature		40°C	+ 85	°C			
Storage Temperature	DG package	- 65°C	+ 150	°C			

## AC ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):

 $t_{amb} = +25^{\circ}\text{C}$ ;  $f_c = 3.579545\text{ MHz}$ ;  $V_{DD} = 4.75\text{ V to }13\text{ V}$ 

Characteristic		Symbol	Min	Typ	Max	Unit	Test Conditions		
1	Dynamic Range		30		36	dB			
2	Valid Input Signal Levels				$V_{DD}/2$	$V_{PP}$			
3	(Each tone of composite signal)		27.9		883	mVrms	$V_{DD} = 5\text{ V}$		
4			0.134		4.242	Vrms	$V_{DD} = 12\text{ V}$		
5	Input Impedance	$Z_I$	10			$\text{M}\Omega$			
6	Passband Gain	$A_V$	-1	0	+1	dB			
7	Low Group	Lower Limit	$f_{LL}$	670	675	679	Hz		
8	1dB Bandwidth	Upper Limit	$f_{LU}$	964	995	1025	Hz		
9	High Group	Lower Limit	$f_{HL}$	1150	1162	1178	Hz		
10	1dB Bandwidth	Upper Limit	$f_{HU}$	1673	1740	1807	Hz		
11	Intergroup	Low Group with	$IR_{L1209}$	40	45		dB	1209Hz	w.r.t.
12		High Tone	$IR_{L1477}$	36	40		dB	1477Hz	770Hz
13	Rejection	High Group with	$IR_{H941}$	40	45		dB	941Hz	w.r.t.
14		Low Tone	$IR_{H770}$	36	40		dB	770Hz	1336Hz
15	Dial Tone	Low Group	$DR_{L440}$		60		dB	440Hz	w.r.t.
16			$DR_{L350}$		30		dB	350Hz	770Hz
17	Rejection	High Group	$DR_{H440}$		60		dB	440Hz	w.r.t.
18			$DR_{H350}$		50		dB	350Hz	1336Hz
19	FHT FLT Maximum Permissible Load		$R_{LFT}$	250			$\text{K}\Omega$		
20			$C_{LFT}$			2000	pF		
21	Output Rise Time	FL, FH	$t_{TLHO}$		90	150	ns	10% to	
22			Output Fall Time	$t_{THLO}$		60	100	ns	90% $V_{DD}$
23	Crystal/Clock Freq	OSC 1, OSC 2	$f_c$	3.5759	3.5795	3.5831	MHz		
24	Clock Input (OSC 1)	Rise Time	$t_{LHCI}$			110	ns	10% to	Externally Applied Clock
25		Fall Time	$t_{HLCI}$			110		90% $V_{DD}$	
26		Duty Cycle	$DC_{CI}$	40	50	60	%		
27	Clock Output OSC 2	Capacitive Load	$C_{LOC}$			30	pF	Unbalanced load, see Operating Notes	
28	Capacitance Any Input		$C_I$		5	7.5	pF		

PIN FUNCTIONS

DIP Pin	Name	Description	
1	FL	Low group limiter output.	
2	FLT	Test output. Monitors low group filter output. Decouple to V <sub>SS</sub> with 680pF capacitor.	
3	NC	Not connected.	
4	INPUT	Tone signal input (single ended).	
5	V <sub>REF</sub>	Internal reference, can be used to bias input via 2MΩ resistor.	
6	PDWN	Power down active high. Internal pull down transistor. A high level signal powers down the device and inhibits the oscillator.	
7	NC	Not connected.	
8	V <sub>SS</sub>	Negative (0V) power supply.	
9	NC	Not connected.	
10	FH	High group limiter output.	
11	FHT	Test output. Monitors high group filter output. Decouple to V <sub>SS</sub> with 680pF capacitor.	
12	NC	Not connected.	
13	NC	Not connected.	
14	OSC 2	Clock Output.	3.58MHz crystal connected between these pins completes internal oscillator.
15	OSC 1	Clock Input.	
16	V <sub>DD</sub>	Positive power supply.	




Fig.3 Typical filter characteristics



**OPERATING NOTES**

The MV8865 separates the high group and low group components of the dual tone signal and limits the resulting pair of sine waves, to produce square waves having the same frequencies as the individual input tones. These limited low group and high group tones appear at the FL and FH outputs respectively. To implement a complete DTMF receiver the FL and FH outputs are connected to the FL and FH inputs of one of Plessey Semiconductors' range of DTMF Digital Decoders (MV8820, MV8860/62/63), see Fig.4.

Separation of the low group and high group tones is achieved by applying the dual tone signal simultaneously to the inputs of two sixth order switched capacitor band-pass filters, the bandwidths of which correspond to the bands enclosing the low group and high group tones. The frequency characteristic of each filter (see Fig.3) also incorporates a notch at 440 Hz to provide dial tone rejection. Each filter output is followed by a single order switched capacitor section which operates as an interpolator smoothing the signals prior to limiting.

The limiting functions are performed by high gain com-

parators which are provided with hysteresis to prevent detection of unwanted low level signals and noise. The comparator outputs are buffered to drive the FL and FH output pins and detector device inputs. The MV8865 has a single ended input allowing connection either to a PCM decoder, radio receiver (Fig.4) or via a differential buffer to a telephone line (Fig.5). The signal input (Pin 4) should be biased at  $V_{DD}/2$ . With the input capacitively coupled, this is achieved by connecting the signal input to  $V_{REF}$  (Pin 5) via a  $2M\Omega$  resistor.

FLT and FHT allow the filter outputs to be monitored prior to limiting, and should each be decoupled to  $V_{SS}$  by 680 pF capacitors.

**Unbalanced Loads**

Presenting a high unbalanced capacitive load to the oscillator crystal can cause Attenuation of the oscillator output signal and increased supply current (see Fig.6). Where the MV8865 oscillator is required to drive a high capacitive load such as a number of other MV8865/8860s it is desirable to connect a capacitor between OSC1 and  $V_{SS}$ , the value of this capacitor being equal to the capacitive loading at OSC2.




Fig.4 Single-ended input receiver using the MV8860 (5V operation)




Fig.5 Connection to a telephone line




Fig.6 Crystal oscillator loading

Advance information is issued to advise Customers of new additions to the Plessey Semiconductors range which, nevertheless, still have 'pre-production' status. Details given may, therefore, change without notice although we would expect this performance data to be representative of 'full production' status product in most cases. Please contact your local Plessey Semiconductors Sales Office for details of current status.

# SL792

## CAPACITANCE MICROPHONE AMPLIFIER (PVDF)

The amplifier is intended for use with any microphone requiring a high input impedance and having a capacitance of 330pF or more (i.e. PVDF type). Gain adjustment of 13dB is provided by means of external links and external resistors. The gain range and input impedance of the SL792 is matched to the requirements of Polyvinylidene Fluoride (PVDF) film transducers. Low frequency roll-off is controlled with an external capacitor. The device operates from either polarity supply and closely simulates the DC characteristics of a carbon microphone.

When used with an appropriate transducer the device conforms to BPO specifications S1377 (July 1978): 'A linear microphone replacement for transmitter replacement No.16.

### OPERATING NOTES

1. The amplifier will operate with either polarity supply.
2. A series capacitor of at least 330pF is required if a low impedance microphone is used.
3. The external 22ohm resistor is required to meet PO specification and is not otherwise needed. The LF roll-off may be calculated from

$$f = \frac{1}{2\pi CR}$$

where R = 160ohms, See Fig 4

4. Secondary surge protection is necessary to meet the requirements of most PTTs. This should be placed across the terminals of the assembly, as shown in Fig 4. Suitable devices are:

- Zener diodes : BZX87C15
- Varistor voltage suppressors : G.E.V18ZA 1
- National ERZCO7DK/80
- Transorbs by General Semiconductor
- Industries : P6KE18




Fig. 1 Pin connections




Fig. 2 Test circuit




Fig.3 Supply characteristics




Fig.4 Block diagram surge protection

**ELECTRICAL CHARACTERISTICS**

**Test conditions (unless otherwise stated):**

- Line current, 50mA
- Ambient temperature, +22°C ± 3°C
- Test circuit: Fig 2
- Freq = 1kHz at 240mV rms O/P

Characteristic	Symbol	Pin	Value			Units	Conditions
			Min.	Typ.	Max.		
Gain nominal	G		38	40	42	dB	See Fig.2
Gain adjustment range relative to G			+13			dB	See Fig.6
Gain adjustment tolerances (over complete range)			-0.3		+0.3	dB	See Fig.2 & 6
Gain variation with temp. -10°C to +50°C relative to G				±1.0		dB	See Fig.2 at 710mV O/P
Gain at 300Hz rel.G			-10.5		-5.4	dB	See Fig.5
Gain at 3.4kHz rel.G					+3	dB	See Fig.5
Gain change from 100mA to 50mA			-0.5		+0.5	dB	See Fig.7
Gain change from 50mA to 20mA			-0.5		+0.5	dB	See Fig.7
Gain change from 50mA to 10mA			-10	-1	+0.5	dB	See Fig.7
Noise(psophometric)					-74	dBVp	At 40dB gain
Harmonic distortion	THD			4.5	5.5	%	At 710mV O/P signal
				1.8	2.5	%	At 240mV O/P signal
Signal handling capability	V <sub>out</sub>				710	mV rms	See Fig.2
Terminal voltage	V <sub>4 5</sub>	4,5	4.8		5.5	V	At 15mA Fig.3
			6.8		12.2	V	At 100mA Fig.3
Operating current	I <sub>4 5</sub>	4,5	10		120	mA	See Fig.3
Input impedance	Z <sub>in</sub>	2,3	1.6	2.5		Mohms	
Output impedance	Z <sub>out</sub>	4,5			25	ohms	Excluding 22ohms series resistor Fig.2
Gain change with polarity					0.5	dB	At 710mV O/P




Fig.5 Frequency response of test circuit shown in Fig.2




Fig.6 Gain adjustment v. Radj




Fig.7 Gain v. line current (typical)

**ABSOLUTE MAXIMUM RATINGS**

Operating temperature range: -10°C to +50°C  
 Max. current (pins 4,5): 250mA for 20 seconds  
 Thermal resistance (chip-to-ambient):  
 130°C/W (DP8, DG8)





**PLESSEY**  
Semiconductors

**PRELIMINARY INFORMATION**

Preliminary Information is issued to advise Customers of potential new products which are designated 'Experimental' but are, nevertheless, serious development projects. Details given may, therefore, change without notice and no undertaking is given or implied as to current or future availability. Customers incorporating 'Experimental' product into their equipment designs do so at their own risk. Please contact your local Plessey Semiconductors Sales Office for details of current status.

## SL793

### CAPACITANCE MICROPHONE AMPLIFIER (ELECTRET)

The amplifier is intended for use with any microphone requiring a high input impedance and having a capacitance of 33pF or more (i.e. electret type). Gain adjustment of 6dB is provided by means of external links and external resistors. The gain range and input impedance of the SL793 is matched to the requirements of electret film transducers. Low frequency roll-off is controlled with an external capacitor. The device operates from either polarity supply and closely simulates the DC characteristics of a carbon microphone.

When used with an appropriate transducer the device conforms to BPO specifications S1377 (July 1978): A linear microphone replacement for transmitter replacement No.16.

#### OPERATING NOTES

1. The amplifier will operate with either polarity supply.
2. A series capacitor of at least 33pF is required if a low impedance microphone is used.
3. The external 15ohm resistor is required to meet PO specification and is not otherwise needed. The LF roll-off may be calculated from

$$f = \frac{1}{2\pi CR}$$

where R = 160ohms See Fig 4.

4. Secondary surge protection is necessary to meet the requirements of most PTTs. This should be placed across the terminals of the assembly, as shown in Fig 4. Suitable devices are:

Zener diodes : BZX87C15

Varistor voltage suppressors : G.E.V18ZA 1  
National ERZCO7DK/80

Transorbs by General Semiconductor  
Industries : P6KE18

5. The gain, G of the microphone amplifier can be calculated from the following formula:

$$G = 20 \text{ Log}_{10} (4.93(\text{Radj} + \text{RT}) + 10)$$

Where RT is the gain trim resistor, see Fig 4.

$$(\text{RT} = 0.24\text{k}\Omega \text{ nominal})$$

#### ABSOLUTE MAXIMUM RATINGS

Operating temperature range: -10°C to +50°C  
Max. current (pins 4,5): 250mA for 20 seconds  
Thermal resistance (chip-to-ambient):  
130°C/W (DP8),(DG8)




Fig.1 Pin connections




Fig.2 Test circuit




Fig.3 Supply characteristics

**ELECTRICAL CHARACTERISTICS**

**Test conditions (unless otherwise stated):**

Line current at 50mA  
 Ambient temperature +22°C ± 3°C  
 Test circuit: Fig 2  
 Freq = 1kHz at 240mV rms O/P

Characteristic	Symbol	Pin	Value			Units	Conditions
			Min.	Typ.	Max.		
Gain nominal	G		18	20	22	dB	See Fig.2
Gain adjustment range relative to G			+6			dB	See Fig.6
Gain adjustment tolerances (over complete range)			-0.3		+0.3	dB	See Fig.2 & 6
Gain variation with temp. -10°C to +50°C relative to G				±1.0		dB	See Fig.2 at 710mV O/P
Gain at 300Hz rel.G			-10.5		-5.4	dB	See Fig.5
Gain at 3.4kHz rel.G					+3	dB	See Fig.5
Gain change from 100mA to 50mA			-0.5		+0.5	dB	See Fig.7
Gain change from 50mA to 20mA			-0.5		+0.5	dB	See Fig.7
Gain change from 50mA to 10mA			-10	-1	+0.5	dB	See Fig.7
Noise(psophometric)					-80	dBVp	At 20dB gain
Harmonic distortion	THD			4.5	6	%	At 710mV O/P signal
				1.8	3	%	At 240mV O/P signal
Signal handling capability	V <sub>out</sub>				710	mV rms	See Fig.2
Terminal voltage	V <sub>4 5</sub>	4,5	4.8	5.5	12.2	V	At 15mA Fig.3
			6.8	12.2		V	At 100mA Fig.3
Operating current	I <sub>4 5</sub>	4,5	10	120		mA	See Fig.3
Input impedance	Z <sub>in</sub>	2,3	6			Mohms	
Output impedance	Z <sub>out</sub>	4,5			25	ohms	Excluding 15ohms series resistor Fig.2
Gain change with polarity					0.5	dB	At 710mV O/P




Fig.4 Block diagram/surge protection






Fig. 5 Frequency response of test circuit shown in Fig. 2




Fig. 6 Gain adjustment v. Radj




Fig. 7 Gain v. line current (typical)



# SL1001A

## MODULATOR/DEMODULATOR

The SL1001A is a bipolar monolithic integrated circuit double balanced modulator, designed primarily for use in telephone transmission equipment, but equally suitable for any application where the modulation function is required.

The device employs conventional 'tree' configuration multiplier circuits. Careful design of the circuit layout results in low carrier and signal leak levels, with high dynamic range and good linearity. Internal bias is provided, allowing direct balanced transformer input, or single-ended capacitor drive.

A two-stage common collector output structure is used to provide a low output impedance.

A pair of diodes is included to provide optional carrier input limiting.




Fig.1 Pin connections (bottom)

### FEATURES

- High Carrier and Signal Suppression: 50dB
- Unity Conversion Gain
- Low Noise Level:  $-112\text{dBmp}$
- High Intermodulation Suppression: 58dB
- Low Supply Current: 6mA
- Diodes Included for Limiting

### APPLICATIONS

- Telephone Transmission Equipment
- Suppressed Carrier and Amplitude Modulation
- Synchronous Detection
- FM Detection
- Phase Detection




Fig.2 Circuit diagram

### QUICK REFERENCE DATA

- |                          |   |
|--------------------------|---|
| ■ Supply Voltage         | $-15\text{V}$                                   |
| ■ Supply Current SL1001A | 6mA   |
| ■ Carrier Level          | 125mVrms (Min.)                                 |
| ■ Signal Level           | Up to 600mVrms                                  |
| ■ Output Current SL1001A | 3.5mA peak (Typ.)                               |
| ■ Temperature Range      | $-25^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ |

ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):

T<sub>amb</sub> 22°C ± 2°C

Circuit ref: Figs.3 and 4

Characteristic	Value			Units	Conditions
	Min.	Typ.	Max.		
Conversion gain	-1	0	+1	dB	
Signal input impedance		150		kΩ	Pins 6 & 7
Carrier input impedance	7	10	13	kΩ	Pins 8 & 9
	3.3	5	6.7	kΩ	Pins 8 & 5 or 9 & 5
Output impedance		12		Ω	Pin 2
Signal suppression	20	50		dB	} Signal 170mV, Carrier 500mV
Carrier suppression	20	40		dB	
2nd harmonic suppression		40		dB	
Carrier compression			0.1	dB	
Supply line suppression		50		dB	For ± 3dB on 500mV
Sig. and carrier band width	200			kHz	Supply line resistance=500Ω
Carrier level	125			mVrms	
Signal level			600	mVrms	
Output current		3.5		mApk	
Noise level		-112	-105	dBmp	Weighted speech band
Intermod. products		-58		dB	Signals 2 X 170mV
Gain stability		0.12		dB	+5°C to +55°C
		0		dB	± 10% supply
Adjusted carrier suppression		70		dB	See Fig.5




Fig.3 Transformer input




Fig.4 Unbalanced input

## OPERATING NOTES

1. A resistance in series with the supply (Pin 10) is usually advisable, to improve the supply rejection and reduce the circuit voltage.
2. For good carrier suppression, the signal input bias resistors should be equal and have a value less than  $5\text{k}\Omega$ .
3. For improved intermodulation suppression, Pin 1 may be decoupled, preferably with a  $100\Omega$  resistor in series with Pin 1.

If Pin 1 is not decoupled, noise is optimised when an unbalanced drive is used, by providing equal source impedances for Pins 6 and 7.

4. Low leakage input capacitors are advisable for the input connections to avoid inducing carrier or signal leakage.
5. Carrier suppression may be improved by using the circuit of Fig.5, and adjusting for minimum leakage.
6. This device is also available with tin-dipped leads, order as SL1001AM.

## OPERATING CONDITIONS (see Figs.3 and 4)

Parameter	Value	Units	Condition
Supply voltage	-15	V	Pin 10
Supply current	6	mA	
Input bias current	5	$\mu\text{A}$	Pins 6 & 7
Dynamic resistance	8	$\text{k}\Omega$	Pins 5 to 10
Output quiescent voltage	-3	V	Pins 2 to 5
Temperature range	-25 to +125	$^{\circ}\text{C}$	




Fig.5 Carrier suppression adjustment

## ABSOLUTE MAXIMUM RATINGS

Supply voltage (via $820\Omega$ )	-30V
Storage temp. range	$-55^{\circ}\text{C}$ to $+175^{\circ}\text{C}$
Free air operating temp. range	$-40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$



## SL1021 A & B

### CHANNEL AMPLIFIER

The SL1021 A and B are bipolar monolithic integrated circuit amplifiers designed for use as channel amplifiers in telephone transmission equipment and satisfy the requirements of the British Post Office channel translating apparatus (RC5467).

The two variants A and B are distinguished by guaranteed output levels of +10dBm and +13dBm, respectively, other parameters being identical.

The main feature of these devices is the provision of a temperature-stable DC operated remote gain control facility having an adjustable range of control.

The connections provided allow a variety of uses, including fixed gain amplification with various feedback configurations.




Fig. 1 Pin connections

### FEATURES

- Up to +13dBm O/P into 600Ω (Class A)
- Temperature insensitive remote DC gain control
- Non-interactive adjustment of:
  - Gain
  - Gain Range
  - Output Return Loss
- 1:1 600Ω Transformer output can be optimized for low inductance using 2-element filter configuration
- Power Bandwidth: 150kHz (fixed gain, Fig. 4)
- Small Signal gain Bandwidth: 3MHz (see Fig. 4)




Fig. 2 SL1021 test circuit and typical application

### APPLICATIONS

- Telephone Communications
- Channel Group Translation Equipment
- Radio - communications
- Small Signal Processing

### QUICK REFERENCE DATA

- Supply Voltage -20V (via 400Ω)
- Supply Current 9mA
- Gain Control Current 0.5mA
- Temperature Range -25°C to +125°C

ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):

T<sub>amb</sub> 22°C ± 2°C

These characteristics are those obtained using the test circuit of Fig.2, the gain range and output impedance being adjusted as indicated.

Characteristics	Value			Units	Conditions
	Min.	Typ.	Max.		
Gain (reference gain G)	24.5	26	27.5	dB	
Gain/R <sub>S</sub>			28	dB	R <sub>S</sub> = 600Ω to 3kΩ
Gain range		7.4		dB	Adjusted
Gain law					
R <sub>A</sub> = 125Ω	3.9	4.1	4.3	dB	Relative to G
R <sub>A</sub> = 9kΩ	-3.5	-3.3	-3.1	dB	
Gain/temperature	-0.1		+0.1	dB	Relative to G, T = 10°C to 45°C
Gain/V <sub>S</sub>			0.1	dB	V <sub>S</sub> = -20V ± 1V
Distortion					
2nd harmonic			-36	dBm0	At 10dBm output
3rd harmonic			-45	dBm0	
Overload					
SL1021A	10	13		dBm	Class A operation
SL1021B	13	15		dBm	
Noise			-76	dBmP	Proportional to G
Output impedance		600		Ω	Adjusted
Return loss	20			dB	250Hz to 3.4kHz
Input impedance	10			kΩ	Variable with R <sub>A</sub> and R <sub>S</sub>
Gain at reduced V <sub>S</sub>	25.5			dB	V <sub>S</sub> = -17.5V See Fig.2
Overload at reduced V <sub>S</sub>	7			dBm	V <sub>S</sub> = -17.5V
Gain control interaction between channels (change in gain for 3.3 mA current change)			0.25	dB	Equivalent to 11 channels, Common R <sub>A</sub> earth return
Frequency response	240		3400	Hz	±0.05dB ref. 800Hz
Bandwidth			100	kHz	C <sub>C</sub> = 50pF




Fig. 3 SL1021 equivalent circuit



## OPERATING CONDITIONS (see Fig. 2)

Parameter	Value			Units	Conditions
	Min.	Typ.	Max.		
Supply current		9	11.0	mA	$R_A = 0$
		7.0		mA	$R_A = 11k\Omega$
Supply voltage		-20		V	Via $400\Omega$
Supply voltage on chip		-17		V	Pin 10
Supply maximum			-23	V	Pin 10
Control current		0.5		mA	$R_A = 0$
		0.26		mA	$R_A = 10k\Omega$
Control current change			0.3	mA	$R_A = 0$ to $11k\Omega$
Operational temp.	-25		+125	°C	
<b>Fixed gain application (see Fig. 4)</b>					
Optimum load		100		$\Omega$	
Power output		20		mW	Class AB
Power bandwidth		150		kHz	10mW
Gain		20		dB	Values as Fig. 4
Frequency response		3		MHz	Small signal




Fig. 4 Fixed gain amplifier, Class A or AB

## OPERATING NOTES

1. The control decoupling capacitors should be of a low leakage type.
2. Other values of control resistors are possible if other gains/gain ranges are required. However, the parallel resistance to earth from pins 5 and 6 should be  $\leq 8k\Omega$  at all settings.
3. If the control resistance is increased or open circuited, the amplifier gain will decrease to zero. (See Fig. 4 for fixed gain use).
4. The compensation capacitor can be increased to reduce the frequency response and power bandwidth.
5. The gain may be increased from the value of Fig. 2 (26dB nominal) by increasing  $R_C$ , the gain increase being given by:

$$\frac{R_C + 8.5}{8.5} \pm 20\%$$

where  $R_C$  is in  $k\Omega$ .

Because of temperature coefficient mismatch between  $R_C$  and internal resistors, the gain stability may be degraded with temperature.

6. The case is connected to pin 10 (-ve supply). To avoid damage to the device when operating with a positive earth system, care should be taken to prevent the case from becoming earthed.
7. This device is also available with tin-dipped leads, order as SL1021AM.

## ABSOLUTE MAXIMUM RATINGS

Supply voltage (via $400\Omega$ )	-30V
Storage temp. range	-55°C to +175°C
Free air operating temp. range	-40°C to +130°C



# SL1496C SL1596C

## DOUBLE-BALANCED MODULATOR/DEMODULATOR


The SL1596C and SL1496C are versatile monolithic integrated circuit double balanced modulators/demodulators, designed for use where the output voltage is the product of the signal input voltage and the switching carrier voltage. The SL1596 has an operating temperature range of  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , whilst that of the SL1496 is  $0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ .

### FEATURES

- Carrier Suppression 65dB Typ.  
@ 500 kHz  
50dB Typ.  
@ 10 MHz
- Common Mode Rejection 85dB Typ.
- Gain and Signal Handling Both Adjustable
- Balanced Inputs and Outputs

### APPLICATIONS

- DSB, DSBSC, AM Modulation
- Synchronous Detection
- FM Detection
- Phase Detection
- Telephone FDM Systems



### ORDERING CODES

SL1496C — CM, SL1496C — DG, SL1496C — DP  
SL1596C — CM, SL1596C — DG

### ABSOLUTE MAXIMUM RATINGS

(Pin number reference to CM package)

Applied voltage*	30V
Differential input signal ( $V_7-V_8$ ) $\pm 5V$	
Differential input signal ( $V_4-V_1$ ) $\pm (5+1sRE)V$	
Bias current ( $I_s$ )	10mA
Operating temperature range	
SL1496	$0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$
SL1596	$-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$

### CM Package

Storage temperature range	$-55^{\circ}\text{C}$ to $+175^{\circ}\text{C}$
Junction temperature	$+175^{\circ}\text{C}$
Package dissipation ( $25^{\circ}\text{C}$ )	680mW

### DG Package

Storage temperature range	$-55^{\circ}\text{C}$ to $+175^{\circ}\text{C}$
Junction temperature	$+175^{\circ}\text{C}$
Package dissipation ( $25^{\circ}\text{C}$ )	600mW

### DP Package

Storage temperature range	$-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$
Junction temperature	$+125^{\circ}\text{C}$
Package dissipation ( $25^{\circ}\text{C}$ )	500mW

## ELECTRICAL CHARACTERISTICS

Test Conditions (unless otherwise stated):—

$$V^+ = +12V \text{ DC}, V^- = -8V \text{ DC}, I_S = 1.0 \text{ mA DC}, R_L = 3.9 \text{ k}\Omega, R_\theta = 1.0 \text{ k}\Omega, T_A = +25^\circ\text{C}$$

All input and output characteristics single-ended, unless otherwise stated.

Characteristic*	SL1596			SL1496			Units
	Min	Typ	Max	Min	Typ	Max	
Carrier Feedthrough							$\mu\text{V}(\text{rms})$
$V_C = 60 \text{ mV}(\text{rms})$ sinewave and offset adjusted to zero	—	40	—	—	40	—	
$f_C = 1.0 \text{ kHz}$ $f_C = 10 \text{ MHz}$	—	140	—	—	140	—	
$V_C = 300 \text{ mVp-p}$ square wave offset adjusted to zero	—	0.04	0.2	—	0.04	0.4	$\text{mV}(\text{rms})$
offset not adjusted $f_C = 1.0 \text{ kHz}$ $f_C = 1.0 \text{ kHz}$	—	20	100	—	20	200	
Carrier Suppression							dB
$f_S = 10 \text{ kHz}, 300 \text{ mV}(\text{rms})$ $f_C = 500 \text{ kHz}, 60 \text{ mV}(\text{rms})$ sinewave $f_C = 10 \text{ MHz}, 60 \text{ mV}(\text{rms})$ sinewave	50	65	—	40	65	—	
Signal Gain	2.5	3.5	—	2.5	3.5	—	V/V
$V_S = 100 \text{ mV}(\text{rms}), f = 1.0 \text{ kHz};  V_C  = 0.5 \text{ V DC}$							
Single-Ended Input Impedance, Signal Port, $f = 5.0 \text{ MHz}$							
Parallel Input Resistance	—	200	—	—	200	—	$\text{k}\Omega$
Parallel Input Capacitance	—	2.0	—	—	2.0	—	pF
Single-Ended Output Impedance, $f = 10 \text{ MHz}$							
Parallel Output Resistance	—	40	—	—	40	—	$\text{k}\Omega$
Parallel Output Capacitance	—	5.0	—	—	5.0	—	pF
Input Bias Current							$\mu\text{A}$
$\frac{I_1 + I_4}{2}, \frac{I_7 + I_8}{2}$	—	12	25	—	12	30	
Input Offset Current							$\mu\text{A}$
$(I_1 - I_4), (I_7 - I_8)$	—	0.7	5.0	—	0.7	7.0	
Average Temperature Coefficient of Input Offset Current ( $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$ )	—	2.0	—	—	2.0	—	$\text{nA}/^\circ\text{C}$
Output Offset Current	—	14	50	—	14	80	$\mu\text{A}$
$(I_6 - I_9)$							
Average Temperature Coefficient of Output Offset Current ( $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$ )	—	90	—	—	90	—	$\text{nA}/^\circ\text{C}$
Common-Mode Input Swing, Signal Port, $f_S = 1.0 \text{ kHz}$	—	5.0	—	—	5.0	—	Vp-p
Common-Mode Gain, Signal Port, $f_S = 1.0 \text{ kHz}$ , $ V_C  = 0.5 \text{ V DC}$	—	85	—	—	-85	—	dB
Common-Mode Quiescent Output Voltage (Pin 6 or Pin 9)	—	8.0	—	—	8.0	—	V DC
Differential Output Voltage Swing Capability	—	8.0	—	—	8.0	—	Vp-p
Power Supply Current							$\text{mA DC}$
$I_6 + I_9$	—	2.0	3.0	—	2.0	4.0	
$I_{10}$	—	3.0	4.0	—	3.0	5.0	
DC Power Dissipation	—	33	—	—	33	—	mW

\*Pin numbers are given for TO-5 package.




Fig. 2 Circuit diagram




Fig. 3 Typical modulator circuit



# SP1404BW

## HIGH VOLTAGE INTERFACE CIRCUIT

The SP1404 is a bipolar integrated circuit comprising five individual digital current amplifier circuits. Each circuit accepts a logic input from TTL, CMOS or a similar source and drives a high-current load at the output. The outputs are capable of withstanding high negative voltages in the 'off' state, making the SP1404 particularly suited to telecommunications applications.

### CIRCUIT DESCRIPTION (FIG. 2)

The SP1404 operates as a power amplifier interfacing from a voltage-level sensitive input to a high-current output switch. The input threshold is TTL-compatible, with a low input current requirement enabling one standard TTL output to drive many interfaces. The low input current requirement also makes it possible to use series current-limiting resistors to protect the SP1404 inputs.

Each element of the device performs an inverting function, i.e. a low voltage level on the input causes a high current in the output. If the input is left open-circuit, the output will be off and the output current will be zero.

The isolation of the integrated circuit is biased to the more negative of the two earth points by diodes D1 and D2 so that differences of up to  $(V_{CC}-1)$  volts can be tolerated between the 'noisy' exchange earth and the 'quiet' electronic earth.




Fig. 1 Pin connections (viewed from underside)




Fig. 2 Circuit diagram of one element

### ELECTRICAL CHARACTERISTICS

Test Conditions (unless otherwise stated)  
 Temperature range = 0°C to +70°C  
 $V_{CC} = +5V \pm 0.5V$

Characteristic	Value			Units	Conditions
	Min.	Typ.	Max.		
Input current		-20		$\mu A$	$V_{in} = 0V$
Output voltage		-2	1.5	$\mu A$	$V_{in} = V_{cc}$
Output current (Off state)			100	$\mu A$	$V_{in} = 0.8V, I_{out} = 50mA$
Output current (On state)	50	80		$\mu A$	$V_{in} = 2V, V_{out} = -60V$
VCC supply current		30		mA	$V_{in} = 0.8V$
Total power dissipation		450		mW	$V_{cc} = 5V, \text{all inputs low}$ $V_{cc} = 5V, \text{all inputs low}$ $\text{all outputs } I_{out} = 50mA$

## SP1404B W

### ABSOLUTE MAXIMUM RATINGS

Storage temperature	-55°C to +175°C
Chip operating temperature	+150°C
Ambient temperature ( $I_{out} = 50\text{mA}$ )	+85°C
Load current	80mA
Voltage between output and 'noisy' earth	-65V
$V_{cc}$ to output voltage	75V
$V_{cc}$ to electronic earth	7V
Input voltage	$V_{cc} + 1\text{V}$





# SP1450B(B) & SP1455B(B)

## PCM SIGNAL MONITOR CIRCUITS

The SP1450 and SP1455 are bipolar integrated circuits designed to monitor errors in three-level digital signals modulated by a three-alphabet 4B3T code such as MS43. They can also indicate the failure of positive or negative pulses in the signal. The high frequency capability allows operation in PCM systems up to 34M bit/s (SP1450) and 140M bit/s (SP1455). Facilities are provided to adjust input thresholds independently on each polarity of input and the error output can be interfaced with low speed CMOS circuitry or high speed ECL.

The SP1450B(B) and SP1455B(B) are similar to the SP1450 and SP1455 but are screened to MIL-STD-883, Method 5004, Class B.




Fig.1 Pin connections (top view)

### FEATURES

- Suitable for 34, 120 and 140M bit/s PCM
- Positive and Negative Input Signal Fail Outputs
- High Speed Error Output
- Low Speed 'Stretched' Output
- Low Power Consumption

### QUICK REFERENCE DATA

- Supply Voltage -4.4V to -5.25V
- Operating Temperature Range -10°C to +70°C
- Power Consumption 100mW typ
- Input Voltage Range  $\pm 450\text{mV}$  to  $\pm 1100\text{mV}$  (SP1450)  
 $\pm 450\text{mV}$  to  $\pm 600\text{mV}$  (SP1455)
- Thermal Resistance  $\theta\text{-a}$  100°C/W

### APPLICATIONS

- PCM Telephone Transmission Terminal Equipment
- PCM Repeaters
- Error Checking Test Equipment

### ABSOLUTE MAXIMUM RATINGS

- Supply voltage -8V
- Reverse input current (pin 4) 5mA (continuous) 20mA (10 $\mu\text{s}$  max)
- Forward input current (pin 4) 20mA (10 $\mu\text{s}$  max)
- Storage temperature -55°C to +150°C
- Operating temperature -10°C to +70°C
- Junction temperature 150°C




Fig.2 Input pulse wave form

**SP1450B(B) & SP1455B(B)**

**ELECTRICAL CHARACTERISTICS**

**Test conditions (unless otherwise stated):**

V<sub>CC</sub> = Pins 1-16 = 0V

V<sub>EE</sub> = Pin 8 = -5.0V

T<sub>amb</sub> = +25°C

Input voltage range (pins 3,4,6) = -0.9V to -3.1V

**DC CHARACTERISTICS**

Characteristic	Pin	Value			Units	Conditions
		Min.	Typ.	Max.		
Output low, current	2	0.9	1.2	1.9	mA	Pin 2 = 0V Pin 3 = -1.7V Pin 4 = -2.0V
Output low, current	2	0.7	—	—	mA	Pin 2 = 0V Pin 3 = -1.95V Pin 4 = -2.0V
Output high, current	2	—	—	1	μA	Pin 2 = 0V Pin 3 = -2.3V Pin 4 = -2.0V
Output high, current	2	—	—	0.4	mA	Pin 2 = 0V Pin 3 = -2.05V Pin 4 = -2.0V
Output low, current	5	0.9	1.2	1.9	mA	Pin 4 = -2.0V Pin 5 = 0V Pin 6 = -2.3V
Output low, current	5	0.7	—	—	mA	Pin 4 = -2.0V Pin 5 = 0V Pin 6 = -2.05V
Output high, current	5	—	—	1	μA	Pin 5 = 0V Pin 4 = -2.0V Pin 6 = -1.7V
Output high, current	5	—	—	0.4	mA	Pin 5 = 0V Pin 4 = -2.0V Pin 6 = -1.95V
Output low, current	13	6.0	7.0	9.0	mA	Pin 13,15 = 0V Pin 3 = -1.7V Pin 4 = -2.0V Pin 6 = -2.3V Pins 2,5 = 0V 470 Ω pin 12 to -5V 27 kΩ pin 14 to -5V Six pos. or neg. pulses on pin 4
Output high, current	15	—	—	1	μA	
Output high, current	13	—	—	1	μA	Pin 13, 15 = 0V Pin 3 = -2.3V Pin 4 = -2.0V Pin 6 = -1.7V Pins 2,5 = 0V 470 Ω pin 12 to -5V 27 kΩ pin 14 to -5V
Output low, current	15	0.5	0.75	—	mA	
Current consumption	1,16	—	20	25	mA	(Pins 2,5,13,15 = 0V (Pins 3,6 = -2.3V (Pin 4 = -2.0V (27 kΩ resistor between (Pin 14 and -5V (Pin 12 open)
Input bias current	3	—	—	40	μA	Pin 2 = 0V Pin 3 = -1.7V Pin 4 = -2V
Input bias current	6	—	—	40	μA	Pin 4 = -2.0V Pin 5 = 0V Pin 6 = -1.7V
Input bias current	4	—	—	80	μA	Pins 2,5 = 0V Pins 3,6 = -2.3V Pin 4 = -2.0V

**AC CHARACTERISTICS**

Circuit reference: Fig.3  
 Input signal: Fig.2  
 $T_{amb} = -10^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$   
 $V_{EE} = -4.4\text{V}$  to  $-5.25\text{V}$

Characteristic	Pin	Value			Units	Conditions
		Min.	Typ.	Max.		
Max. Input Frequency SP1450	13		—	25.5	M band/s	See note 1 below
SP1455	13		—	105	M band/s	
Stretched output pulse width	15	0.5	0.7	2	$\mu\text{S}$	$C_1 = 390\text{ pF}$ $R_1 = 27\text{ k}\Omega$ using circuit of Fig. 7 (see note 2 below)
Error pulse width SP1455	13	4.25	—	5.25	nS	Input freq. 105 M band/s
Error pulse amplitude	13	300	—	—	mV	At max input frequency
Spurious pulse amplitude	13	—	—	50	mV	At max. input frequency

NOTE 1: These figures are the max.input symbol rates. For 4B3T codes, the effective bit rate is 4/3 x (input frequency).

NOTE 2: Resistor and capacitor values quoted are absolute values; temperature coefficients and tolerances have not been taken into account.




Fig.3 Functional test circuit




Fig.4 Circuit diagram of SP1450/SP1455

**SP1450B(B) & SP1455B(B)**

**APPLICATIONS**

The circuit shown in Fig.3 is designed to accept a three level (ternary) input signal as shown in Fig.2. The input is applied to pin 4 whilst fixed bias levels are maintained on pins 3 and 6. When a positive input pulse is applied at a level more positive than the bias on pin 6 the positive comparator output o 1 goes from '0' (V<sub>EE</sub>) to '1' (V<sub>CC</sub>). The 1-0 edge of this pulse clocks the five bit shift register one place to the right. Repeated operation will cause a pattern of logic '1's to be propagated along the shift register. When bit 5 is at logic '1' and the input is also positive an 'error' will occur at pins 13 and 15.

A negative input pulse at a level more negative than the voltage on bias pin 3 causes the negative comparator output o 2 to clock the shift register one place to the left. Repeated operation causes a pattern of logic '0's to be propagated along the shift register. When bit 1 is at logic '0' and the input is also negative an 'error' output will again occur at pins 13 and 15.

During normal operation the shift register can assume one of only six possible states as shown in Fig.5.

State	1	2	3	4	5
A	0	0	0	0	0
B	1	0	0	0	0
C	1	1	0	0	0
D	1	1	1	0	0
E	1	1	1	1	0
F	1	1	1	1	1

*Fig.5 Shift register states*

When power is initially connected other states may occur.

Two 'error' outputs are available. The fast output at pin 13 is negative going; the peak current is defined by a resistor

connected between pin 12 and V<sub>EE</sub> according to the formula:


$$I = \frac{3.3}{R} \text{ (e.g. } 820 \text{ ohms; } 4\text{mA)}$$

A pullup resistor must then be connected between pin 13 and V<sub>CC</sub> to give a suitable voltage swing. A suitable ECL interface is shown in Fig.6.


If, as in a repeater application, a fast output is not required, pin 12 should be left open and pin 13 connected to V<sub>CC</sub> (pin 16).

A stretched output is available from pin 15 by connection of a capacitor between pins 14 and 15. A suitable circuit is shown in Fig.7.


Facilities are available at pins 2 and 5 to detect the absence of negative and positive going input signals. If these are not required pins 2 and 5 should be connected to V<sub>CC</sub> (pin 1). A CMOS interface circuit is shown in Fig.8.




*Fig.6 Interfacing with ECL at the output*



*Fig.7(b) Interfacing with CMOS at the stretched output (SP1455)*





*Fig.7(a) Interfacing with CMOS at the stretched output (SP1450)*



*Fig.8 Interfacing with pulse fail output with CMOS*



# Package Outlines






**10 LEAD TO-5**

**CM10**




**10 LEAD TO-100 (5.84mm PCD) WITH STANDOFF CM10/s**



**14 LEAD DILMON**


**DC14**



**18 LEAD DILMON**


**DC18**








**40 LEAD (SIDE BRAZED) DIL**

**DC40**






**8 LEAD CERAMIC DIL**

**DG8**




### 16 LEAD CERAMIC DIP

DG16




### 18 LEAD CERAMIC DIP

DG18




**20 LEAD CERAMIC DIL**

**DG20**




**24 LEAD CERAMIC DIL**

**DG24**






**28 LEAD CERAMIC DIL**

**DG28**






**8 LEAD PLASTIC DIL**

**DP 8**




**14 LEAD PLASTIC DIL**

**DP14**




**16 LEAD PLASTIC DIL**

**DP16**





**18 LEAD PLASTIC DIL**

**DP18**





**24 LEAD PLASTIC DIL**

**DP24**



## 28 LEAD PLASTIC DIP

DP28



## 40 LEAD PLASTIC DIP

DP40





# Ordering information

All Plessey Semiconductors integrated circuits are allocated type numbers which must be quoted when ordering. This number may or may not have a suffix (A, B, C, etc.) which denotes the precise electrical specification or temperature grade. When there is a choice of packages the two-digit Pro-Electron code is used to identify the style required, according to the following table:

- CM** - Multilead TO-5
- DC** - Ceramic Dual-in-Line (metal lid)
- DG** - Ceramic Dual-in-Line
- DP** - Plastic Dual-in-Line

Within the UK, orders for quantities up to 99 will be referred to your local Distributor. Quantities of 1000 and over must be ordered from:

**Plessey Semiconductors Limited**  
**Kembrey Park**  
**Swindon, Wiltshire SN2 6BA**  
**United Kingdom**  
**Telephone : Swindon (0793) 694994**  
**Telex : 449637**

A reciprocal arrangement exists with all Distributors, but it will expedite delivery of order if buyers can direct orders as indicated above. Outside the UK, irrespective of quantity, you are invited to contact your nearest Plessey Semiconductors Sales Outlet (see pp197-199).



# **Plessey Semiconductors World Wide**



# Sales offices

- BELGIUM** Plessey Semiconductors, Avenue de Tervuren 149, Box 2, Brussels 1150.  
Tel: 02 733 9730 Tx: 22100
- BRAZIL** Plessey Brazil, Rua Ferreira Viana 892 04761, Sao Paulo, Brazil.  
Tel: 011 548 6570 Tx: 1123328 ATETBR
- EASTERN EUROPE** Plessey Co. Ltd., Vicarage Lane, Ilford, Essex, England. Tel: 01 478 3040  
Tx: 23166
- FRANCE** Plessey France, 74-80, Rue Roque de Fillol, 92800 Puteaux.  
Tel: 776 41 06 Tx: 620789F
- ITALY** Plessey Italia SpA, Corso Garibaldi 70, 20121 Milan. Tel: 3452081  
Tx: 331347
- NETHERLANDS** Plessey Fabrieken NV, Van de Mortelstraat 6, P.O.Box 46, Noordwijk.  
Tel: 01719 19207 Tx: 32088
- NORTH AMERICA** Plessey Semiconductors, 1641 Kaiser Avenue, Irvine, California 92714,  
USA. Tel: 714 540 9979 Twx: 910 595 1930  
Plessey Semiconductors, 4849 N. Scott Street, Suite 121, Schiller Park,  
Illinois 60176 USA. Tel: 321 678 3280/3281 Twx: 910 227 0794  
Plessey Semiconductors, 89 Marcus Blvd., Hauppauge, N.Y., 11787 USA.  
Tel: 516 273 3060 Twx: 96 1419  
Plessey Semiconductors, 7094 Peachtree Industrial Blvd., Suite 295,  
Norcross, GA 30071 USA. Tel: 404 447 6910 Twx: 70 7309  
Plessey Semiconductors, 710 Lakeway, Suite 265, Sunnyvale, CA 94086  
USA. Tel: 408 245 9890
- SOUTH AFRICA** Plessey South Africa Ltd., Forum Building, Struben Street, P.O. Box 2416,  
Pretoria 0001, Transvaal. Tel: 34511 Tx: 53 0277
- SPAIN** The Plessey Company Ltd., Martires de Alcalá 4-3, Madrid 8.  
Tel: 248 12 18/248 38 82 Tx: 42701  
Tel: 08 235540 Tx: 10558
- SWEDEN** Svenska Plessey AB, Alstromergatan 39, Box 49023, 100 28 Stockholm.
- SWITZERLAND** Plessey Verkaufs AG, Glattalstrasse 18, CH-8052 Zurich.  
Tel: 50 36 55 Tx: 11963
- UNITED KINGDOM** Plessey Semiconductors Ltd., Kembrey Park, Swindon,  
Wiltshire SN2 6BA Tel: (0793)694994 Tx: 449637
- WEST GERMANY** Plessey GmbH, Altheimer Eck 10, 8000 Munchen 2. Tel: 089 23 62 1  
Tx: 215322

# Agents

- ARGENTINA** Electroimpex SA, Guatemala 5991, (1425)Buenos Aires.  
Tel: 771-3773/772-9573
- AUSTRALIA** Plessey Australia Pty Ltd., P.O. Box 2, Christina Road, Villawood,  
New South Wales 2163. Tel: Sydney 72 0133 Tx: AA20384
- AUSTRIA** Plessey GesmbH, Rotenturmstrasse 25, A-1011 Wien. Tel: 63 45 75  
Tx: 75963
- CYPRUS** Eltrom Electronics Ltd., Poly Electronic Services Ltd., P.O. Box 5393,  
Nicosia. Tel: 61088
- GREECE** Plessey Company Ltd., Hadjigianna Mexi 2, Athens. Tel: 21 724 3000  
Tx: 219251  
Mammeas, Representations & Exportations, P.O. Box 181, Piraeus.  
Tel: 4172597 Tx: 213835 LHGR
- INDIA** Semiconductors Ltd., Ador House, 6, K. Dubash Marg., Bombay 400 023.  
Tel: 245119 & 245170 Tx: 011-2781  
Semiconductors Ltd., Unity Buildings, J.C. Road, Bangalore 560-001.  
Tel: 52072 & 578739  
Semiconductors Ltd., 513, Ashoka Estate, 24, Barakhamba Road,  
Nf w Delhi - 110001. Tel: 44879 Tx: 31 3369
- JAPAN** Cornes & Company Ltd., Maruzen Building, 2 Chome Nihonbachi,  
Chuo-Ku, C.P.O. Box 158, Tokyo 100-91. Tel: 272 5771 Tx: 24874  
Cornes & Company Ltd., 13-40 Chome Nishihonmachi, Nishi-Ku,  
Osaka 550. Tel: 532 1012 Tx: 525-4496
- HONG KONG** YES Products Ltd., Block E, 15/F Golden Bear Industrial Centre,  
66-82 Chaiwan Kok Street, Tsuen Wan, N.T., Hong Kong.  
Tel: 12-444241-6 Tx: 36590
- KOREA** Young O Ind Co. Ltd., 4th Floor, Sae Woo Building, 1-499 Yoido-Dong,  
Yungdungpo-Ku, Seoul. Tel: 782 1707 Tx: 28371
- NEW ZEALAND** Plessey New Zealand Ltd., Ratanui, Henderson, Auckland 8. Tel: 64189  
Tx: NZ2851
- SINGAPORE** Electronics Trading Co. (Pte) Ltd., 66/66a Upper Serangoon Road,  
Singapore 1334. Tel: 2852911 Tx: 22088
- TAIWAN** Artistex International Inc., Express Trade Building 3rd Floor,  
56 Nanking Road East, Section 4 Tapei 105, (P.O. Box 59253, Taipei 100)  
Taiwan, Republic of China. Tel: 7526330 Tx: 24022 SPDCARE
- THAILAND** Plessey Thailand, Rama Mansion 47, Sukhumvit Soi 12, Bangkok 11.  
Tel: 2526621 Tx: CHAVALIT TH2747
- TURKEY** Turkelek Elektronik Co. Ltd., Hatay Sokak 8, Ankara. Tel: 18 94 83  
Tx: 42120 TRKL TR  
Turkelek Elektronik Co. Ltd., Kemeralti CD Tophane Ishani 406, Tophane,  
Istanbul. Tel: 43 40 46

# Distributors

## **BELGIUM**

Matadex, Chaussee de Bruxelles 214, Brussels 1190. Tel: 02 3450279  
Tx: 24093

## **FRANCE IRELAND**

Mateleco, 36 Rue Guy Moquet, 92240 Malakoff, Paris. Tel: 657 70 55  
Electronic Manufacturing Co., 3B Avonbeg Industrial Estate,  
Long Mile Road, Dublin 12. Tel: 001 521242 Tx: 31125

## **INDIA**

Semiconductors Ltd., Ador House, 6, K. Dubash Marg., Bombay 400 023.  
Tel: 245119 & 245170 Tx: 011-2781

## **ITALY**

Melchioni, Via P. Colletta 39, 20135 Milan. Tel: 5794 Tx: 320321

## **NETHERLANDS**

Modelec BMVM, Postbus 181, 6710 BD EDE, Morsestraat 22 A 6716 AH  
EDE. Tel: 08380 - 36262 Tx: 37053

## **NEW ZEALAND**

Professional Electronics Ltd., P.O. Box 31-143, Auckland. Tel: 493 209  
Tx: 21084

## **SCANDINAVIA**

### **Denmark**

Scansupply, Nannasgade 18-20, DK-2200 Copenhagen. Tel: 45 1 83 50 90  
Tx: 19037

### **Finland**

Oy Ferrado AB, P.O. Box 54, Valimontie 1, SF-00380 Helsinki 38.  
Tel: 90 55 00 02 Tx: 122214

### **Norway**

Skandinavisk Elektronikk A/S, Ostre Aker Vei 99, Veitvet, Oslo 5.  
Tel: 22 15 00 90 Tx: 11963

### **Sweden**

Fertronic AB, Box 56, 161 Bromma. Tel: 08-52 26 10

## **UNITED KINGDOM**

Celdis-SDS 37-39 Loverock Road, Reading, Berks RG3 1ED.  
Tel: 0734 582211/585171 Tx: 848370

Gothic Electronic Components, Beacon House, Hampton Street,  
Birmingham B19 3LP. Tel: 021 236 8541 Tx: 338731

Quarndon Ltd., Slack Lane, Derby DE3 3ED. Tel: 0332 32651 Tx: 37163

Semiconductor Specialists (UK) Ltd., Carroll House, 159 High Street,  
West Drayton, Middlesex UB7 7QN. Tel: 08954 45522 Tx: 21958

\*Best Electronics (Slough) Ltd., Fairbank House, Longwick Road,  
Princes Risborough, Bucks HP17 9HE Tel: 084-44-7881

## **UNITED STATES OF AMERICA**

### **California**

Plessey Semiconductors, Irvine. Tel: 714 540 9979

### **Maryland**

Applied Engineering Consultants, Beltsville. Tel: 301 937 8321

### **New York**

Plainview Electronic Supply Corp., Plainview. Tel: 516 822 5357

### **Texas**

Patco Supply, Arlington. Tel: 817 649 8981

## **WEST GERMANY**

Nordelektronik GmbH KG, Harksheder Weg 238-240, 2085 Quickborn.  
Tel: 04106/4031 Tx: 02 14299

Halbleiter-Spezialvertrieb, Carroll & Co. GmbH, Burnitzstrasse 34,  
6000 Frankfurt/M-70. Tel: 0611/638041-42 Tx: 04 11650

Astronic GmbH & Co. KG, Winzererstrasse 47D, 8000 Munchen 40.  
Tel: 089/304011 Tx: 05 216 187

Neumuller GmbH, Eschenstrasse 2, 8021 Taufkirchen b. Munchen.  
Tel: 089/61181 Tx: 05 22106

Micronetics GmbH, Weilder Stadter Str. 55a, 7253 Renningen 1.  
Tel: 07159/6019 Tx: 07-24708

\*T.V. circuits only

Designed and produced by Peter Wogens Consultants